The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Ashis Kumar Mal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ashis Kumar Mal, Arindam Basu, Anindya Sundar Dhar
    Sampled analog architecture for DCT and DST. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:825-828 [Conf]
  2. Arindam Basu, Ashis Kumar Mal, Anindya Sundar Dhar
    Digital controlled analog architecture for DCT and DST using capacitor switching. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:309-312 [Conf]
  3. Ashis Kumar Mal, Anindya Sundar Dhar
    Analog VLSI Architecture for Discrete Cosine Transform using Dynamic Switched Capacitors. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:666-669 [Conf]

Search in 0.030secs, Finished in 0.030secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002