The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guy Cathébras: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Régis Roubadia, Sami Ajram, Guy Cathébras
    Low Power and Low Jitter Wideband Clock Synthesizers in CMOS ASICs. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:458-467 [Conf]
  2. Olivier Aubreton, Lew Fock Chong Lew Yan Voon, Bernard Lamalle, Guy Cathébras
    A new method for implementing moment functions in a CMOS retina. [Citation Graph (0, 0)][DBLP]
    Mach. Vis. Appl., 2006, v:16, n:6, pp:384-392 [Journal]
  3. Olivier Aubreton, Lew Fock Chong Lew Yan Voon, Matthieu Nongaillard, Guy Cathébras, Cédric Lemaitre, Bernard Lamalle
    Hardware Implementation of Moment Functions in a CMOS Retina: Application to Pattern Recognition. [Citation Graph (0, 0)][DBLP]
    IbPRIA (1), 2007, pp:306-313 [Conf]
  4. Olivier Aubreton, Lew Fock Chong Lew Yan Voon, Guy Cathébras, Bernard Lamalle
    Hardware Computation of Moment Functions in a Silicon Retina using Binary Patterns. [Citation Graph (0, 0)][DBLP]
    ICIP, 2006, pp:3293-3296 [Conf]
  5. Régis Roubadia, Sami Ajram, Guy Cathébras
    Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2490-2493 [Conf]

  6. A Neural Stimulator Output Stage for Dodecapolar Electrodes. [Citation Graph (, )][DBLP]


  7. Considerations on Improving the Design of CUFF Electrode for ENG Recording - Geometrical Approach, Dedicated IC, Sensitivity, Noise Rejection. [Citation Graph (, )][DBLP]


  8. Multipolar Electrode and Preamplifier Design for ENG-Signal Acquisition. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002