Search the dblp DataBase
Winfried Hahn: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Winfried Hahn, A. Hagerer, R. Kandlbinder
Hardware-accelerated concurrent fault simulation: eventflow computing versus dataflow computing. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1995, pp:107-0 [Conf] - Winfried Hahn, Kristian Fischer
MuSiC: an event-flow computer for fast simulation of digital systems. [Citation Graph (0, 0)][DBLP]
DAC, 1985, pp:338-344 [Conf] - Winfried Hahn
Computer Design Language - Version Munich (CDLM): A Multi-Level Simulation Tool. [Citation Graph (0, 0)][DBLP]
ESC, 1983, pp:207-212 [Conf] - Winfried Hahn
Computer Design Language - Version Munich (CDLM): Eine moderne Rechnerentwurfsssprache. [Citation Graph (0, 0)][DBLP]
GI Jahrestagung, 1982, pp:58-72 [Conf] - Friedhelm Mündemann, Winfried Hahn, Kristian Fischer
Entwurfsverifikation mit Computer Design Language - Version Munich. [Citation Graph (0, 0)][DBLP]
GI Jahrestagung, 1984, pp:350-360 [Conf] - Winfried Hahn, A. Hagerer, H. Anger
Update-Dataflow Computing: A Way to Supercomputing in Discrete Simulation of Digital Systems. [Citation Graph (0, 0)][DBLP]
IFIP Congress (1), 1992, pp:509-517 [Conf] - Winfried Hahn, H. Anger, A. Hagerer
Munich Simulation Computer: Leistungsbewertung und Modelllierung. [Citation Graph (0, 0)][DBLP]
MMB, 1987, pp:250-264 [Conf] - Kristian Fischer, Winfried Hahn
MUSIC: Ein Höchstleistungsrechner für die Simulation digitaler Systeme. [Citation Graph (0, 0)][DBLP]
Simulationstechnik, 1985, pp:385-391 [Conf] - Winfried Hahn, H. Anger, A. Hagerer
Ein Multi-Transputer-Netz als Hardware-Simulationsumgebung. [Citation Graph (0, 0)][DBLP]
Simulationstechnik, 1987, pp:381-388 [Conf] - Friedhelm Mündemann, Winfried Hahn
Algorithmische Spezifikation von MOSFET's für Mixed-Design-Level Simulation. [Citation Graph (0, 0)][DBLP]
Simulationstechnik, 1985, pp:392-396 [Conf] - Friedhelm Mündemann, Winfried Hahn, Kristian Fischer
Das Monitor-Konzept der Sprache CDLM: Ein Werkzeug zur Optimierung der Entwurfsverifikation durch vergleichende Simulation. [Citation Graph (0, 0)][DBLP]
Simulationstechnik, 1984, pp:133-138 [Conf]
Compiled-code-based simulation with timing verification. [Citation Graph (, )][DBLP]
Search in 0.011secs, Finished in 0.012secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002