Search the dblp DataBase

Publications of Author

1. Saurabh Agarwal, Rahul Garg, Meeta S. Gupta, José E. Moreira
   Adaptive incremental checkpointing for massively parallel systems. [Citation Graph (0, 0)][DBLP]
   ICS, 2004, pp:277-286 [Conf]
   
2. Adam J. Oliner, Ramendra K. Sahoo, José E. Moreira, Meeta S. Gupta
   Performance Implications of Periodic Checkpointing on Large-Scale Cluster Systems. [Citation Graph (0, 0)][DBLP]
   IPDPS, 2005, pp:- [Conf]
   
3. Meeta S. Gupta, Jarod L. Oatley, Russ Joseph, Gu-Yeon Wei, David M. Brooks
   Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. [Citation Graph (0, 0)][DBLP]
   DATE, 2007, pp:624-629 [Conf]
   
4. 
   Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack. [Citation Graph (, )][DBLP]
   
   
5. 
   An event-guided approach to reducing voltage noise in processors. [Citation Graph (, )][DBLP]
   
   
6. 
   Power-efficient, reliable microprocessor architectures: modeling and design methods. [Citation Graph (, )][DBLP]
   
   
7. 
   DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors. [Citation Graph (, )][DBLP]
   
   
8. 
   System level analysis of fast, per-core DVFS using on-chip switching regulators. [Citation Graph (, )][DBLP]
   
   
9. 
   Voltage emergency prediction: Using signatures to reduce operating margins. [Citation Graph (, )][DBLP]
   
   
10. 
    Towards a software approach to mitigate voltage emergencies. [Citation Graph (, )][DBLP]
    
    
11. 
    Tribeca: design for PVT variations with local recovery and fine-grained adaptation. [Citation Graph (, )][DBLP]