The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Serge Gaiotti: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Serge Gaiotti, Michel Dagenais, Nicholas C. Rumin
    Worst-case Delay Estimation of Transistor Groups. [Citation Graph (0, 0)][DBLP]
    DAC, 1989, pp:491-495 [Conf]
  2. Michel Dagenais, Serge Gaiotti, Nicholas C. Rumin
    Transistor-level estimation of worst-case delays in MOS VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:3, pp:384-395 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002