Search the dblp DataBase

Publications of Author

1. Reza M. Rad, Mohammad Tehranipoor
   A new hybrid FPGA with nanoscale clusters and CMOS routing. [Citation Graph (0, 0)][DBLP]
   DAC, 2006, pp:727-730 [Conf]
   
2. Reza M. Rad, Mohammad Tehranipoor
   A Reconfiguration-based Defect Tolerance Method for Nanoscale Devices. [Citation Graph (0, 0)][DBLP]
   DFT, 2006, pp:107-118 [Conf]
   
3. Mohammad Tehranipoor, Reza M. Rad
   Fine-grained island style architecture for molecular electronic devices. [Citation Graph (0, 0)][DBLP]
   FPGA, 2006, pp:226- [Conf]
   
4. Mohammad Tehranipoor, Reza M. Rad
   Test and recovery for fine-grained nanoscale architectures. [Citation Graph (0, 0)][DBLP]
   FPGA, 2006, pp:226- [Conf]
   
5. Reza M. Rad, Mohammad Tehranipoor
   SCT: An Approach For Testing and Configuring Nanoscale Devices. [Citation Graph (0, 0)][DBLP]
   VTS, 2006, pp:370-377 [Conf]
   
6. 
   Power supply signal calibration techniques for improving detection resolution to hardware Trojans. [Citation Graph (, )][DBLP]
   
   
7. 
   Sensitivity Analysis to Hardware Trojans using Power Supply Transient Signals. [Citation Graph (, )][DBLP]
   
   
8. 
   Defect Tolerance for Nanoscale Crossbar-Based Devices. [Citation Graph (, )][DBLP]