The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thomas Verdel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas Verdel, Yiorgos Makris
    Duplication-Based Concurrent Error Detection in Asynchronous Circuits: Shortcomings and Remedies. [Citation Graph (0, 0)][DBLP]
    DFT, 2002, pp:345-353 [Conf]
  2. Sobeeh Almukhaizim, Thomas Verdel, Yiorgos Makris
    Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case. [Citation Graph (0, 0)][DBLP]
    ICCD, 2003, pp:194-197 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002