The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Raphael Rubin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael DeLorimier, Nachiket Kapre, Nikil Mehta, Dominic Rizzo, Ian Eslick, Raphael Rubin, Tomas E. Uribe, Thomas F. Knight Jr., André DeHon
    GraphStep: A System Architecture for Sparse-Graph Algorithms. [Citation Graph (0, 0)][DBLP]
    FCCM, 2006, pp:143-151 [Conf]
  2. Nachiket Kapre, Nikil Mehta, Michael DeLorimier, Raphael Rubin, Henry Barnor, Michael J. Wilson, Michael G. Wrighton, André DeHon
    Packet Switched vs. Time Multiplexed FPGA Overlay Networks. [Citation Graph (0, 0)][DBLP]
    FCCM, 2006, pp:205-216 [Conf]
  3. Raphael Rubin, André DeHon
    Design of FPGA interconnect for multilevel metalization. [Citation Graph (0, 0)][DBLP]
    FPGA, 2003, pp:154-163 [Conf]
  4. André DeHon, Raphael Rubin
    Design of FPGA interconnect for multilevel metallization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:10, pp:1038-1050 [Journal]

  5. Choose-your-own-adventure routing: lightweight load-time defect avoidance. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002