The SCEAS System
| |||||||

## Search the dblp DataBase
Chien-Cheng Tseng:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Soo-Chang Pei, Ching-Yung Lin, Chien-Cheng Tseng
**Two-dimensional LMS adaptive linear phase filters.**[Citation Graph (0, 0)][DBLP] ISCAS, 1993, pp:311-314 [Conf] - Soo-Chang Pei, Chien-Cheng Tseng
**Two dimensional IIR and FIR digital notch filter design.**[Citation Graph (0, 0)][DBLP] ISCAS, 1993, pp:890-893 [Conf] - Chien-Cheng Tseng
**Design of sinusoid-based variable fractional delay FIR filter using weighted least squares method.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 2003, pp:546-549 [Conf] - Chien-Cheng Tseng
**Analytical design of fractional Hilbert transformer using fractional differencing.**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2003, pp:173-176 [Conf] - Chien-Cheng Tseng
**Design of 2-D variable fractional delay FIR filter using 2-D differentiators.**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2003, pp:189-192 [Conf] - Chien-Cheng Tseng
**Design of IIR digital allpass filters using least pth phase error criterion.**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2003, pp:209-212 [Conf] - Chien-Cheng Tseng
**Design of variable fractional delay FIR filter using symmetry.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 2004, pp:477-480 [Conf] - Chien-Cheng Tseng, Tsung-Ming Hwang
**Quantum circuit design of 8 /spl times/ 8 discrete Hartley transform.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 2004, pp:397-400 [Conf] - Chien-Cheng Tseng, Tsung-Ming Hwang
**Quantum circuit design of discrete Hartley transform using recursive decomposition formula.**[Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:824-827 [Conf] - Chien-Cheng Tseng, Tsung-Ming Hwang
**Quantum circuit design of 8×8 discrete cosine transform using its fast computation flow graph.**[Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:828-831 [Conf] - Chien-Cheng Tseng, Su-Ling Lee
**Elimination of power line interference and noise in electrocardiogram using constrained eigenfilter.**[Citation Graph (0, 0)][DBLP] ISCAS (2), 2001, pp:405-408 [Conf] - Chien-Cheng Tseng, Su-Ling Lee
**Design of digital differentiator based on maximum signal to noise ratio criterion.**[Citation Graph (0, 0)][DBLP] ISCAS (2), 2001, pp:77-80 [Conf] - Soo-Chang Pei, Chien-Cheng Tseng
**FIR filter design based on total least squares error criterion.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 1999, pp:283-286 [Conf] - Chien-Cheng Tseng
**Design of variable fractional delay FIR filter using differentiator bank.**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2002, pp:421-424 [Conf] - Chien-Cheng Tseng
**Design of variable fractional delay allpass filter using weighted least squares method.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2002, pp:713-716 [Conf] - Chien-Cheng Tseng, Bor-Shenn Jeng, Kuo-Sen Chou
**Candidate Selection in On-Line Chinese Character Recognition System Using Voting Scheme.**[Citation Graph (0, 0)][DBLP] J. Inf. Sci. Eng., 1999, v:15, n:3, pp:451-462 [Journal] - Shyh-Rong Lay, Chao-Hao Lee, Nai-Jen Cheng, Chien-Cheng Tseng, Bor-Shenn Jeng, Pei-yih Ting, Quen-Zong Wu, Miin-Luen Day
**On-line chinese character recognition with effective candidate radical and candidate character selections.**[Citation Graph (0, 0)][DBLP] Pattern Recognition, 1996, v:29, n:10, pp:1647-1659 [Journal] - Chien-Cheng Tseng, Chang-Jung Juan, Hsi-Cheng Chang, Jeen-Fong Lin
**An optimal line segment extraction algorithm for online Chinese character recognition using dynamic programming.**[Citation Graph (0, 0)][DBLP] Pattern Recognition Letters, 1998, v:19, n:10, pp:953-961 [Journal] - Soo-Chang Pei, Chien-Cheng Tseng, Ching-Yung Lin
**Wavelet transform and scale space filtering of fractal images.**[Citation Graph (0, 0)][DBLP] IEEE Transactions on Image Processing, 1995, v:4, n:5, pp:682-687 [Journal] - Soo-Chang Pei, Chien-Cheng Tseng, Ching-Yung Lin
**A parallel decoding algorithm for IFS codes without transient behavior.**[Citation Graph (0, 0)][DBLP] IEEE Transactions on Image Processing, 1996, v:5, n:3, pp:411-415 [Journal] - Shih-Chang Hsia, Chien-Cheng Tseng
**A recursive full search algorithm based on temporal correlation.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2001, v:81, n:11, pp:2419-2427 [Journal] - Chien-Cheng Tseng, Su-Ling Lee
**Linear phase FIR differentiator design based on maximum signal-to-noise ratio criterion.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2006, v:86, n:2, pp:388-398 [Journal] - Chien-Cheng Tseng
**Design of variable and adaptive fractional order FIR differentiators.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2006, v:86, n:10, pp:2554-2566 [Journal] - Chien-Cheng Tseng
**Designs of fractional delay filter, Nyquist filter, lowpass filter and diamond-shaped filter.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2007, v:87, n:4, pp:584-601 [Journal] - Chien-Cheng Tseng
**Design of FIR and IIR fractional order Simpson digital integrators.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2007, v:87, n:5, pp:1045-1057 [Journal] - Chien-Cheng Tseng, Soo-Chang Pei, Shih-Chang Hsia
**Computation of fractional derivatives using Fourier transform and digital FIR differentiator.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2000, v:80, n:1, pp:151-159 [Journal] - Chien-Cheng Tseng
**Stable IIR digital differentiator design using iterative quadratic programming approach.**[Citation Graph (0, 0)][DBLP] Signal Processing, 2000, v:80, n:5, pp:857-866 [Journal] - Chien-Cheng Tseng
**Design of half sample delay IIR filter using continued fraction expansion.**[Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf] - Chien-Cheng Tseng
**Design of IIR integrators using Newton-Cotes quadrature rule and fractional sample delay.**[Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf] **Improved design of fractional order differentiator using fractional sample delay.**[Citation Graph (, )][DBLP]**Digital differentiator design using fractional sample delay filter.**[Citation Graph (, )][DBLP]**Design of second order digital differentiator using Richardson extrapolation and fractional delay.**[Citation Graph (, )][DBLP]**Design of fractional delay FIR filter using discrete Fourier transform interpolation method.**[Citation Graph (, )][DBLP]**Hierarchical lane detection for different types of roads.**[Citation Graph (, )][DBLP]
Search in 0.006secs, Finished in 0.007secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |