The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jerónimo Mora Pascual: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Francisco Maciá Pérez, Antonio Soriano Payá, Jerónimo Mora Pascual, Juan Manuel García Chamizo
    A Distributed Model of Neuronal Regulators Based on Message-Driven Software Component Architecture. [Citation Graph (0, 0)][DBLP]
    ADVIS, 2004, pp:301-311 [Conf]
  2. Juan Manuel García Chamizo, Jerónimo Mora Pascual, Higinio Mora Mora
    Exact Numerical Processing. [Citation Graph (0, 0)][DBLP]
    DSD, 2003, pp:434-437 [Conf]
  3. Juan Manuel García Chamizo, Jerónimo Mora Pascual, Higinio Mora Mora, Maria Teresa Signes Pont
    Calculation Methodology for Flexible Arithmetic Processing. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:350-355 [Conf]
  4. Higinio Mora Mora, Jerónimo Mora Pascual, J. L. Sánchez Romero, F. Pujol Lóópez
    Partial Product Reduction Based on Look-Up Tables. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:399-404 [Conf]
  5. Higinio Mora Mora, Jerónimo Mora Pascual, Juan Manuel García Chamizo, Antonio Jimeno-Morenilla
    Real-time arithmetic unit. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2006, v:34, n:1, pp:53-79 [Journal]

  6. Architecture implementation of an improved decimal CORDIC method. [Citation Graph (, )][DBLP]


  7. Development of a Distributed Facial Recognition System Based on Graph-Matching. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002