The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hari Vijay Venkatanarayanan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hari Vijay Venkatanarayanan, Michael L. Bushnell
    An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:161-168 [Conf]
  2. Rajamani Sethuram, Omar I. Khan, Hari Vijay Venkatanarayanan, Michael L. Bushnell
    A Neural Net Branch Predictor to Reduce Power. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:679-684 [Conf]

  3. A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002