The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Brett H. Meyer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brett H. Meyer, Joshua J. Pieper, JoAnn M. Paul, Jeffrey E. Nelson, Sean M. Pieper, Anthony G. Rowe
    Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:6, pp:684-697 [Journal]
  2. Brett H. Meyer, Donald E. Thomas
    Rethinking Automated Synthesis of MPSoC Architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-6 [Conf]
  3. JoAnn M. Paul, Brett H. Meyer
    Amdahl's Law Revisited for Single Chip Systems. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2007, v:35, n:2, pp:101-123 [Journal]

  4. Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC. [Citation Graph (, )][DBLP]


  5. Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs. [Citation Graph (, )][DBLP]


  6. Slack allocation for yield improvement in NoC-based MPSoCs. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002