The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Peer Johannsen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Peer Johannsen
    BooStER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstarction. [Citation Graph (0, 0)][DBLP]
    CAV, 2001, pp:373-377 [Conf]
  2. Peer Johannsen, Rolf Drechsler
    Speeding Up Verification of RTL Designs by Computing One-to-one Abstractions with Reduced Signal Widths. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2001, pp:361-374 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002