The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1987, volume: 36, number: 12

  1. Ming-Syan Chen, Kang G. Shin
    Processor Allocation in an N-Cube Multiprocessor Using Gray Codes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1396-1407 [Journal]
  2. P. Sadayappan, Fikret Erçal
    Nearest-Neighbor Mapping of Finite Element Graphs onto Processor Meshes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1408-1424 [Journal]
  3. Constantine D. Polychronopoulos, David J. Kuck
    Guided Self-Scheduling: A Practical Scheduling Scheme for Parallel Supercomputers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1425-1439 [Journal]
  4. David T. Harper III, J. Robert Jump
    Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1440-1449 [Journal]
  5. Kai Hwang, Joydeep Ghosh
    Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1450-1466 [Journal]
  6. Stanley Y. W. Su, Arun K. Thakore
    Matrix Operations on a Multicomputer System with Switchabel Main Memory Modules and Dynamic Control. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1467-1484 [Journal]
  7. Samuel P. Midkiff, David A. Padua
    Compiler Algorithms for Synchronization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1485-1495 [Journal]
  8. Wen-mei W. Hwu, Yale N. Patt
    Checkpoint Repair for High-Performance Out-of-Order Execution Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1496-1514 [Journal]
  9. Richard Buehrer, Kattamuri Ekanadham
    Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1515-1522 [Journal]
  10. Marco Annaratone, Emmanuel A. Arnould, Thomas R. Gross, H. T. Kung, Monica S. Lam, Onat Menzilcioglu, Jon A. Webb
    The Warp Computer: Architecture, Implementation, and Performance. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1523-1538 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002