The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jean-Pierre Deschamps: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jean-Pierre Deschamps, Gustavo Sutter
    Finite Field Division Implementation. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:670-674 [Conf]
  2. Gustavo Sutter, Gery Bioul, Jean-Pierre Deschamps
    Comparative Study of SRT-Dividers in FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:209-220 [Conf]
  3. Gustavo Sutter, Jean-Pierre Deschamps, Gery Bioul, Eduardo I. Boemo
    Power Aware Dividers in FPGA. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:574-584 [Conf]
  4. Marc Davio, Jean-Pierre Deschamps
    Synthesis of Discrete Functions Using I2L Technology. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1981, v:30, n:9, pp:653-661 [Journal]
  5. André Thayse, Jean-Pierre Deschamps
    Logic Properties of Unate Discrete and Switching Functions. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1977, v:26, n:12, pp:1202-1212 [Journal]

  6. High speed fixed point dividers for FPGAs. [Citation Graph (, )][DBLP]


  7. FPGA Implementations of BCD Multipliers. [Citation Graph (, )][DBLP]


  8. Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations. [Citation Graph (, )][DBLP]


Search in 0.009secs, Finished in 0.009secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002