The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ana Isabela Araújo Cunha: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ana Isabela Araújo Cunha, S. M. Acosta, Márcio C. Schneider, Carlos Galup-Montoro
    An Explicit MOSFET Model for Analog Circuit Simulation. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1592-1595 [Conf]
  2. Fábio A. Pereira, Mário C. G. de Oliveira, Ana Isabela Araújo Cunha
    CMOS analog current-mode multiplier based on the advanced compact MOSFET model. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1020-1023 [Conf]
  3. H. C. M. Santos, Ana Isabela Araújo Cunha
    Application of ACM model to the design of CMOS OTA through a graphical approach. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:305-308 [Conf]
  4. Ana Isabela Araújo Cunha, Ali M. Niknejad
    A general domain CMOS companding integrator. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:108-112 [Conf]
  5. E. P. Santana, N. R. Ferreira, C. E. T. Dorea, Ana Isabela Araújo Cunha
    On the adequate transistor modeling for optimal design of CMOS OTA. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:27-31 [Conf]

  6. Systematic methodology for the design of Seevinck's CMOS log-domain integrators. [Citation Graph (, )][DBLP]


  7. ASIC design of a novel high performance neuroprocessor architecture for multi layered perceptron networks. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002