|
Search the dblp DataBase
Radu Muresan:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Radu Muresan, Catherine H. Gebotys
Current flattening in software and hardware for security applications. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2004, pp:218-223 [Conf]
- Radu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano Gregori
Power-smart system-on-chip architecture for embedded cryptosystems. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2005, pp:184-189 [Conf]
- Catherine H. Gebotys, Radu Muresan
Modeling Power Dynamics for an Embedded DSP Processor Core. An Empirical Model. [Citation Graph (0, 0)][DBLP] VLSI-SOC, 2001, pp:205-216 [Conf]
- Xuequn Li, Haleh Vahedi, Radu Muresan, Stefano Gregori
An integrated current flattening module for embedded cryptosystems. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:436-439 [Conf]
- Radu Muresan, Catherine H. Gebotys
Current consumption dynamics at instruction and program level for a VLIW DSP processor. [Citation Graph (0, 0)][DBLP] ISSS, 2001, pp:130-135 [Conf]
- Radu Muresan, Catherine H. Gebotys
Instantaneous current modeling in a complex VLIW processor core. [Citation Graph (0, 0)][DBLP] ACM Trans. Embedded Comput. Syst., 2005, v:4, n:2, pp:415-451 [Journal]
- Haleh Vahedi, Radu Muresan, Stefano Gregori
On-chip current flattening circuit with dynamic voltage scaling. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Search in 0.003secs, Finished in 0.004secs
|