|
Search the dblp DataBase
Jihyun Lee:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jihyun Lee, Jinsam Kim, Gyu-Sang Shin
Facilitating Reuse of Software Components using Repository Technology. [Citation Graph (0, 0)][DBLP] APSEC, 2003, pp:136-0 [Conf]
- Jihyun Lee, Jin-Hee Cho, Kyung-Min Park, Jin-Sam Kim
Organization of Embedded System Development Methodology for Developing Product Family. [Citation Graph (0, 0)][DBLP] IASTED Conf. on Software Engineering, 2006, pp:154-159 [Conf]
- Jihyun Lee, Jin-Sam Kim, Jin-Hee Cho
A series of development methodologies for a variety of systems in Korea. [Citation Graph (0, 0)][DBLP] ICSE, 2006, pp:612-615 [Conf]
- Young-Jun Lee, Jihyun Lee, Yong-Bin Kim, Joseph Ayers, A. Volkovskii, Allen I. Selverston, Henry D. I. Abarbanel, Mikhail I. Rabinovich
Low power real time electronic neuron VLSI design using subthreshold technique. [Citation Graph (0, 0)][DBLP] ISCAS (4), 2004, pp:744-747 [Conf]
- Jihyun Lee, Yong-Bin Kim
ASLIC: A Low Power CMOS Analog Circuit Design Automation. [Citation Graph (0, 0)][DBLP] ISQED, 2005, pp:470-475 [Conf]
- Jihyun Lee, You-Hee Choi, Gyu-Sang Shin
A MOF-based Environment to Generate a User-Customizable Case Tool. [Citation Graph (0, 0)][DBLP] SNPD, 2003, pp:146-151 [Conf]
- Daesung Park, Sungwon Kang, Jihyun Lee
Design Phase Analysis of Software Qualities Using Aspect-Oriented Programming. [Citation Graph (0, 0)][DBLP] SNPD, 2006, pp:29-34 [Conf]
- Jihyun Lee, Yong-Bin Kim
ASLIC: A low power CMOS analog circuit design automation. [Citation Graph (0, 0)][DBLP] Integration, 2006, v:39, n:3, pp:157-181 [Journal]
- Jihyun Lee, Danhyung Lee, Sungwon Kang
An Overview of the Business Process Maturity Model (BPMM). [Citation Graph (0, 0)][DBLP] APWeb/WAIM Workshops, 2007, pp:384-395 [Conf]
- Myung-Jae Park, Jihyun Lee, Chun-Hee Lee, Jiexi Lin, Olivier Serres, Chin-Wan Chung
An Efficient and Scalable Management of Ontology. [Citation Graph (0, 0)][DBLP] DASFAA, 2007, pp:975-980 [Conf]
- Jun-Ki Min, Jihyun Lee, Chin-Wan Chung
An Efficient Encoding and Labeling for Dynamic XML Data. [Citation Graph (0, 0)][DBLP] DASFAA, 2007, pp:715-726 [Conf]
- Youngseok Oh, Danhyung Lee, Sungwon Kang, Jihyun Lee
Extended Architecture Analysis Description Language for Software Product Line Approach in Embedded Systems. [Citation Graph (0, 0)][DBLP] MEMOCODE, 2007, pp:87-88 [Conf]
- Young-Jun Lee, Jihyun Lee, Kyung Ki Kim, Yong-Bin Kim, Joseph Ayers
Low power CMOS electronic central pattern generator design for a biomimetic underwater robot. [Citation Graph (0, 0)][DBLP] Neurocomputing, 2007, v:71, n:1-3, pp:284-296 [Journal]
Towards a Formal Framework for Product Line Test Development. [Citation Graph (, )][DBLP]
Online Character Recognition Using Elastic Curvature Matching. [Citation Graph (, )][DBLP]
Rate-Adaptive TCP Spoofing with Segment Aggregation over Asymmetric Long Delay Links. [Citation Graph (, )][DBLP]
Comparison of vPMM and BPMM. [Citation Graph (, )][DBLP]
Analysis of VAN-Core System Architecture- A Case Study of Applying the ATAM. [Citation Graph (, )][DBLP]
An effective semantic search technique using ontology. [Citation Graph (, )][DBLP]
A New Channel Reliability Value for Iterative MAP Turbo Decoder. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|