The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yves Berviller: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Christian Mannino, Hassan Rabah, Camel Tanougast, Yves Berviller, Michael Janiaut, Serge Weber
    FPGA Implementation of a Novel Architecture for PCR Related Measurements In DVB-T. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:606-610 [Conf]
  2. Michael Janiaut, Camel Tanougast, Hassan Rabah, Yves Berviller, Christian Mannino, Serge Weber
    Configurable hardware implementation of a conceptual decoder for a real-time MPEG-2 analysis. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:386-390 [Conf]
  3. Christian Mannino, Hassan Rabah, Camel Tanougast, Yves Berviller, Michael Janiaut, Serge Weber
    FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1027-1031 [Conf]
  4. Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber
    Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:178- [Conf]
  5. Camel Tanougast, Yves Berviller, Serge Weber
    Optimization of Motion Estimator for Run-Time-Reconfiguration Implementation. [Citation Graph (0, 0)][DBLP]
    IPDPS Workshops, 2000, pp:959-965 [Conf]
  6. Philippe Brunet, Camel Tanougast, Yves Berviller, Serge Weber
    Hardware Partitioning Software for Dynamically Reconfigurable SoC Design. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2003, pp:106-111 [Conf]
  7. Camel Tanougast, Yves Berviller, Christian Mannino, Hassan Rabah, Michael Janiaut, Serge Weber
    SystemC Model of a MPEG-2 DVB-T Bit-Rate Measurement Architecture for FPGA Implementation. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2004, pp:157-163 [Conf]
  8. Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber, Hassan Rabah
    Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2003, v:27, n:3, pp:115-130 [Journal]

Search in 0.012secs, Finished in 0.013secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002