The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Evangelos F. Stefatos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Evangelos F. Stefatos, Tughrul Arslan
    An Efficient Fault-Tolerant VLSI Architecture Using Parallel Evolvable Hardware Technology. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2004, pp:97-103 [Conf]
  2. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    An EHW Architecture for the Design of Unconstrained Low-Power FIR Filters for Sensor Control Using Custom-Reconfigurable Technology. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:147-153 [Conf]
  3. Evangelos F. Stefatos, Wei Han, Tughrul Arslan, Robert Thomson
    Low-Power Reconfigurable VLSI Architecture for the Implementation of FIR Filters. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  4. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    Autonomous Realization of Boeing/JPL Sensor Electronics based on Reconfigurable System-on-Chip Technology. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:85-90 [Conf]
  5. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    Custom Reconfigurable Architecture for Autonomous Fault-Recovery of MEMS Vibratory Sensor Electronics. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:725-728 [Conf]
  6. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    Towards the Integration of Drive Control Loop Electronics of the JPL/Boeing Gyroscope within an Autonomous Robust Custom-Reconfigurable Platform. [Citation Graph (0, 0)][DBLP]
    AHS, 2006, pp:207-214 [Conf]
  7. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    Integrating the Electronics of the Control-Loops of the JPL/Boeing Gyroscope Within an Evolvable Hardware Architecture. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-4 [Conf]
  8. Evangelos F. Stefatos, I. Bravos, Tughrul Arslan
    Low-power implementation of FIR filters within an adaptive reconfigurable architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  9. Fault tolerant cellular Genetic Algorithm. [Citation Graph (, )][DBLP]


  10. Evolutionary techniques for precise and real-time implementation of low-power FIR filters. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002