The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

A. Parreira: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. A. Parreira, João Paulo Teixeira, A. Pantelimon, Marcelino B. Santos, José T. de Sousa
    Fault Simulation Using Partially Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:839-848 [Conf]
  2. A. Parreira, João Paulo Teixeira, Marcelino B. Santos
    FPGAs BIST Evaluation. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:333-343 [Conf]
  3. A. Parreira, João Paulo Teixeira, Marcelino B. Santos
    Built-In Self-Test Quality Assessment Using Hardware Fault Emulation In FPGAs. [Citation Graph (0, 0)][DBLP]
    Computers and Artificial Intelligence, 2004, v:23, n:5, pp:- [Journal]

Search in 0.015secs, Finished in 0.015secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002