The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Felipe S. Marques: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Felipe S. Marques, Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
    A new approach to the use of satisfiability in false path detection. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2005, pp:308-311 [Conf]
  2. Felipe S. Marques, Leomar S. da Rosa Jr., Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
    DAG based library-free technology mapping. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:293-298 [Conf]
  3. Leomar S. da Rosa Jr., Felipe S. Marques, Tiago M. G. Cardoso, Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
    Fast disjoint transistor networks from BDDs. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:137-142 [Conf]

  4. KL-Cuts: A new approach for logic synthesis targeting multiple output blocks. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002