|
Search the dblp DataBase
Felipe S. Marques:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Felipe S. Marques, Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
A new approach to the use of satisfiability in false path detection. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2005, pp:308-311 [Conf]
- Felipe S. Marques, Leomar S. da Rosa Jr., Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
DAG based library-free technology mapping. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:293-298 [Conf]
- Leomar S. da Rosa Jr., Felipe S. Marques, Tiago M. G. Cardoso, Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
Fast disjoint transistor networks from BDDs. [Citation Graph (0, 0)][DBLP] SBCCI, 2006, pp:137-142 [Conf]
KL-Cuts: A new approach for logic synthesis targeting multiple output blocks. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|