The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Leomar S. da Rosa Jr.: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Felipe S. Marques, Leomar S. da Rosa Jr., Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
    DAG based library-free technology mapping. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:293-298 [Conf]
  2. Leomar S. da Rosa Jr., Flávio Rech Wagner, Luigi Carro, Alexandre Carissimi, André Inácio Reis
    Scheduling Policy Costs on a JAVA Microcontroller. [Citation Graph (0, 0)][DBLP]
    OTM Workshops, 2003, pp:520-533 [Conf]
  3. Leomar S. da Rosa Jr., Felipe S. Marques, Tiago M. G. Cardoso, Renato P. Ribas, Sachin S. Sapatnekar, André Inácio Reis
    Fast disjoint transistor networks from BDDs. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:137-142 [Conf]

  4. Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms. [Citation Graph (, )][DBLP]


  5. Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering. [Citation Graph (, )][DBLP]


  6. Switch level optimization of digital CMOS gate networks. [Citation Graph (, )][DBLP]


  7. A comparative study of CMOS gates with minimum transistor stacks. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002