David J. Frank Comparison of high speed voltage-scaled conventional and adiabatic circuits. [Citation Graph (0, 0)][DBLP] ISLPED, 1996, pp:377-380 [Conf]
David J. Frank Power-constrained CMOS scaling limits. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2002, v:46, n:2-3, pp:235-344 [Journal]
Search in 0.029secs, Finished in 0.030secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP