The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David J. Frank: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David J. Frank, Ruchir Puri, Dorel Toma
    Design and CAD challenges in 45nm CMOS and beyond. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2006, pp:329-333 [Conf]
  2. David J. Frank
    Comparison of high speed voltage-scaled conventional and adiabatic circuits. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1996, pp:377-380 [Conf]
  3. David J. Frank, Paul M. Solomon
    Electroid-oriented adiabatic switching circuits. [Citation Graph (0, 0)][DBLP]
    ISLPD, 1995, pp:197-202 [Conf]
  4. David J. Frank, Paul Solomon, Scott Reynolds, John Shin
    Supply and threshold voltage optimization for low power design. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:317-322 [Conf]
  5. David J. Frank
    Power-constrained CMOS scaling limits. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2002, v:46, n:2-3, pp:235-344 [Journal]

Search in 0.029secs, Finished in 0.030secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002