Search the dblp DataBase
Ruchir Puri :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Ching-Te Chuang , Ruchir Puri SOI Digital CMOS VLSI - a Design Perspective. [Citation Graph (0, 0)][DBLP ] DAC, 1999, pp:709-714 [Conf ] Ruchir Puri , Jun Gu An Efficient algorithm for Microword Length Minimization. [Citation Graph (0, 0)][DBLP ] DAC, 1992, pp:651-656 [Conf ] Ruchir Puri , Jun Gu A Modular Partitioning Approach for Asynchronous Circuit Synthesis. [Citation Graph (0, 0)][DBLP ] DAC, 1994, pp:63-69 [Conf ] Ruchir Puri , Leon Stok , Subhrajit Bhattacharya Keeping hot chips cool. [Citation Graph (0, 0)][DBLP ] DAC, 2005, pp:285-288 [Conf ] Ruchir Puri , Leon Stok , John M. Cohn , David S. Kung , David Z. Pan , Dennis Sylvester , Ashish Srivastava , Sarvesh H. Kulkarni Pushing ASIC performance in a power envelope. [Citation Graph (0, 0)][DBLP ] DAC, 2003, pp:788-793 [Conf ] Ashish Kumar Singh , Murari Mani , Ruchir Puri , Michael Orshansky Gain-based technology mapping for minimum runtime leakage under input vector uncertainty. [Citation Graph (0, 0)][DBLP ] DAC, 2006, pp:522-527 [Conf ] Ruchir Puri , David S. Kung , Anthony D. Drumm Fast and accurate wire delay estimation for physical synthesis of large ASICs. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2002, pp:30-36 [Conf ] Kerry Bernstein , Ching-Te Chuang , Rajiv V. Joshi , Ruchir Puri Design and CAD Challenges in sub-90nm CMOS Technologies. [Citation Graph (0, 0)][DBLP ] ICCAD, 2003, pp:129-137 [Conf ] David S. Kung , Ruchir Puri Optimal P/N width ratio selection for standard cell libraries. [Citation Graph (0, 0)][DBLP ] ICCAD, 1999, pp:178-184 [Conf ] Ruchir Puri , Andrew Bjorksten , Thomas E. Rosser Logic optimization by output phase assignment in dynamic logic synthesis. [Citation Graph (0, 0)][DBLP ] ICCAD, 1996, pp:2-7 [Conf ] David J. Frank , Ruchir Puri , Dorel Toma Design and CAD challenges in 45nm CMOS and beyond. [Citation Graph (0, 0)][DBLP ] ICCAD, 2006, pp:329-333 [Conf ] Minsik Cho , David Z. Pan , Hua Xiang , Ruchir Puri Wire density driven global routing for CMP variation and timing. [Citation Graph (0, 0)][DBLP ] ICCAD, 2006, pp:487-492 [Conf ] Ruchir Puri , Jun Gu Area Efficient Synthesis of Asynchronous Interface Circuits. [Citation Graph (0, 0)][DBLP ] ICCD, 1994, pp:212-216 [Conf ] Ruchir Puri , Jun Gu Signal Transition Graph Constraints for Speed-independent Ciruit Synthesis. [Citation Graph (0, 0)][DBLP ] ISCAS, 1993, pp:1686-1689 [Conf ] Ruchir Puri , David S. Kung , Leon Stok Minimizing power with flexible voltage islands. [Citation Graph (0, 0)][DBLP ] ISCAS (1), 2005, pp:21-24 [Conf ] Ruchir Puri , Ching-Te Chuang Hysteresis effect in floating-body partially-depleted SOI CMOS domino circuits. [Citation Graph (0, 0)][DBLP ] ISLPED, 1999, pp:223-228 [Conf ] Ching-Te Chuang , Rajiv V. Joshi , Ruchir Puri , Keunwoo Kim Design Considerations of Scaled Sub-0.1 ?m PD/SOI CMOS Circuits. [Citation Graph (0, 0)][DBLP ] ISQED, 2003, pp:153-158 [Conf ] Anirudh Devgan , Ruchir Puri , Sachin Sapatnaker , Tanay Karnik , Rajiv V. Joshi Design of sub-90nm Circuits and Design Methodologies. [Citation Graph (0, 0)][DBLP ] ISQED, 2005, pp:3-4 [Conf ] Ruchir Puri , Ching-Te Chuang SOI Digital Circuits: Design Issues. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:474-479 [Conf ] Ruchir Puri , Tanay Karnik , Rajiv V. Joshi Technology Impacts on Sub-90nm CMOS Circuit Design and Design Methodologies. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2006, pp:5-7 [Conf ] Ruchir Puri , Jun Gu A BDD SAT Solver for Satisfiability Testing: An Industrial Case Study. [Citation Graph (0, 0)][DBLP ] Ann. Math. Artif. Intell., 1996, v:17, n:3-4, pp:315-337 [Journal ] Louise Trevillyan , David S. Kung , Ruchir Puri , Lakshmi N. Reddy , Michael A. Kazda An Integrated Environment for Technology Closure of Deep-Submicron IC Designs. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 2004, v:21, n:1, pp:14-22 [Journal ] Frederik Beeftink , Prabhakar Kudva , David S. Kung , Ruchir Puri , Leon Stok Combinatorial cell design for CMOS libraries. [Citation Graph (0, 0)][DBLP ] Integration, 2000, v:29, n:1, pp:67-93 [Journal ] Jun Gu , Ruchir Puri Asynchronous circuit synthesis with Boolean satisfiability. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:8, pp:961-973 [Journal ] Ruchir Puri , Jun Gu An efficient algorithm to search for minimal closed covers in sequential machines. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:6, pp:737-745 [Journal ] Ruchir Puri , Jun Gu Microword length minimization in microprogrammed controller synthesis. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:10, pp:1449-1457 [Journal ] Minsik Cho , Hua Xiang , Ruchir Puri , David Z. Pan TROY: Track Router with Yield-driven Wire Planning. [Citation Graph (0, 0)][DBLP ] DAC, 2007, pp:55-58 [Conf ] Srikanth Venkataraman , Ruchir Puri , Steve Griffith , Ankush Oberai , Robert Madge , Greg Yeric , Walter Ng , Yervant Zorian Making Manufacturing Work For You. [Citation Graph (0, 0)][DBLP ] DAC, 2007, pp:107-108 [Conf ] Kerry Bernstein , Paul Andry , Jerome Cann , Philip G. Emma , David Greenberg , Wilfried Haensch , Mike Ignatowski , Steve Koester , John Magerlein , Ruchir Puri , Albert Young Interconnects in the Third Dimension: Design Challenges for 3D ICs. [Citation Graph (0, 0)][DBLP ] DAC, 2007, pp:562-567 [Conf ] Hua Xiang , Kai-Yuan Chao , Ruchir Puri , Martin D. F. Wong Is your layout density verification exact?: a fast exact algorithm for density calculation. [Citation Graph (0, 0)][DBLP ] ISPD, 2007, pp:19-26 [Conf ] Hua Xiang , Liang Deng , Ruchir Puri , Kai-Yuan Chao , Martin D. F. Wong Dummy fill density analysis with coupling constraints. [Citation Graph (0, 0)][DBLP ] ISPD, 2007, pp:3-10 [Conf ] CAD challenges for 3D ICs. [Citation Graph (, )][DBLP ] Custom is from Venus and synthesis from Mars. [Citation Graph (, )][DBLP ] Keeping hot chips cool: are IC thermal problems hot air? [Citation Graph (, )][DBLP ] From milliwatts to megawatts: system level power challenge. [Citation Graph (, )][DBLP ] Moore's Law: another casualty of the financial meltdown? [Citation Graph (, )][DBLP ] History-based VLSI legalization using network flow. [Citation Graph (, )][DBLP ] EDA challenges and options: investing for the future. [Citation Graph (, )][DBLP ] DeltaSyn: An efficient logic difference optimizer for ECO synthesis. [Citation Graph (, )][DBLP ] Logical and physical restructuring of fan-in trees. [Citation Graph (, )][DBLP ] Will 22nm be our catch 22!: design and cad challenges. [Citation Graph (, )][DBLP ] The Dawn of 22nm Era: Design and CAD Challenges. [Citation Graph (, )][DBLP ] Search in 0.003secs, Finished in 0.305secs