|
Search the dblp DataBase
Ayse Kivilcim Coskun:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Ayse Kivilcim Coskun, Tajana Simunic Rosing, Yusuf Leblebici, Giovanni De Micheli
A simulation methodology for reliability analysis in multi-core SoCs. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2006, pp:95-99 [Conf]
- Satish Narayanasamy, Ayse Kivilcim Coskun, Brad Calder
Transient fault prediction based on anomalies in processor events. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1140-1145 [Conf]
- Ayse Kivilcim Coskun, Tajana Simunic Rosing, Keith Whisnant
Temperature aware task scheduling in MPSoCs. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1659-1664 [Conf]
- Ayse Kivilcim Coskun, Tajana Simunic, Kresimir Mihic, Giovanni De Micheli, Yusuf Leblebici
Analysis and Optimization of MPSoC Reliability. [Citation Graph (0, 0)][DBLP] J. Low Power Electronics, 2006, v:2, n:1, pp:56-69 [Journal]
Temperature-aware MPSoC scheduling for reducing hot spots and gradients. [Citation Graph (, )][DBLP]
Temperature management in multiprocessor SoCs using online learning. [Citation Graph (, )][DBLP]
Dynamic thermal management in 3D multicore architectures. [Citation Graph (, )][DBLP]
Energy-efficient variable-flow liquid cooling in 3D stacked architectures. [Citation Graph (, )][DBLP]
Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures. [Citation Graph (, )][DBLP]
Proactive temperature balancing for low cost thermal management in MPSoCs. [Citation Graph (, )][DBLP]
Proactive temperature management in MPSoCs. [Citation Graph (, )][DBLP]
Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|