The SCEAS System
Navigation Menu

Journals in DBLP

ACM Trans. Design Autom. Electr. Syst.
1999, volume: 4, number: 3

  1. Wei-Kai Cheng, Youn-Long Lin
    Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:231-256 [Journal]
  2. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Performance estimation of embedded software with instruction cache modeling. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:257-279 [Journal]
  3. C.-J. Richard Shi, Michael W. Tian
    Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:280-312 [Journal]
  4. Bernd Wurth, Ulf Schlichtmann, Klaus Eckl, Kurt Antreich
    Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:313-350 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002