|
Search the dblp DataBase
James D. Warnock:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Dac Pham, Hans-Werner Anderson, Erwin Behnen, Mark Bolliger, Sanjay Gupta, H. Peter Hofstee, Paul Harvey, Charles R. Johns, James A. Kahle, Atsushi Kameyama, John M. Keaty, Bob Le, Sang Lee, Tuyen V. Nguyen, John G. Petrovick, Mydung Pham, Juergen Pille, Stephen D. Posluszny, Mack Riley, Joseph Verock, James D. Warnock, Steve Weitzel, Dieter F. Wendel
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:871-878 [Conf]
- James D. Warnock, Leon J. Sigal, Brian W. Curran, Yuen H. Chan
High-Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor. [Citation Graph (0, 0)][DBLP] ICCD, 1997, pp:247-252 [Conf]
- James D. Warnock, John M. Keaty, John G. Petrovick, Joachim G. Clabes, Charles J. Kircher, Byron Krauter, Phillip Restle, Brian A. Zoric, Carl J. Anderson
The circuit and physical design of the POWER4 microprocessor. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2002, v:46, n:1, pp:27-52 [Journal]
- Daniel L. Stasiak, Rajat Chaudhry, Dennis Cox, Stephen D. Posluszny, James D. Warnock, Steve Weitzel, Dieter F. Wendel, Michael Wang
Cell Processor Low-Power Design Methodology. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2005, v:25, n:6, pp:71-78 [Journal]
Search in 0.001secs, Finished in 0.002secs
|