Search the dblp DataBase
Daniel Etiemble :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Lionel Lacassagne , Daniel Etiemble , S. A. Ould Kablia 16-bit Floating Point Instructions for Embedded Multimedia Applications. [Citation Graph (0, 0)][DBLP ] CAMP, 2005, pp:198-203 [Conf ] Daniel Etiemble , Samir Bouaziz , Lionel Lacassagne Customizing 16-bit FP Instructions on a NIOS II Processor for FPGA Image and Media Processing. [Citation Graph (0, 0)][DBLP ] ESTImedia, 2005, pp:61-66 [Conf ] P. Bosch , A. Carloganu , Daniel Etiemble Complete x86 instruction trace generation from hardware bus collect. [Citation Graph (0, 0)][DBLP ] EUROMICRO, 1997, pp:402-408 [Conf ] A. Pavlov , Jean-Luc Béchennec , Daniel Etiemble Performance evaluation of the memory hierarchy of a desktop PC using commodity chips with specific traces. [Citation Graph (0, 0)][DBLP ] EUROMICRO, 1997, pp:409-0 [Conf ] Franck Cappello , Olivier Richard , Daniel Etiemble Investigating the Performance of Two Programming Models for Clusters of SMP PCs. [Citation Graph (0, 0)][DBLP ] HPCA, 2000, pp:349-359 [Conf ] Franck Cappello , Jean-Luc Béchennec , Franck Delaplace , Cécile Germain , Jean-Louis Giavitto , Vincent Néri , Daniel Etiemble Balanced Distributed Memory Parallel Computers. [Citation Graph (0, 0)][DBLP ] ICPP, 1993, pp:72-76 [Conf ] Daniel Etiemble , Lionel Lacassagne 16-Bit FP Sub-Word Parallelism to Facilitate Compiler Vectorization and Improve Performance of Image and Media Processing. [Citation Graph (0, 0)][DBLP ] ICPP, 2004, pp:540-547 [Conf ] Daniel Etiemble On the Performance of Multivalued Integrated Circuits: Past, Present and Future. [Citation Graph (0, 0)][DBLP ] ISMVL, 1992, pp:156-164 [Conf ] Daniel Etiemble , C. Chanussot , Vincent Néri 4-Valued BiCMOS Circuits for the Transmission System of a Massively Parallel Architecture. [Citation Graph (0, 0)][DBLP ] ISMVL, 1990, pp:348-354 [Conf ] Daniel Etiemble , K. Navi A Basis for the Comparison of Binary and m-Valued Current Mode Circuits: the Multioperand Addition with Redundant Number Systems. [Citation Graph (0, 0)][DBLP ] ISMVL, 1993, pp:216-221 [Conf ] A. Kazeminejad , K. Navi , Daniel Etiemble CML Current Mode Full Adders for 2.5-V Power Supply. [Citation Graph (0, 0)][DBLP ] ISMVL, 1994, pp:10-14 [Conf ] K. Navi , Daniel Etiemble From Multi-Valued Current Mode CMOS Circuits to Efficient Voltage Mode CMOS Arithmetic Operators. [Citation Graph (0, 0)][DBLP ] ISMVL, 1995, pp:58-63 [Conf ] K. Navi , A. Kazeminejad , Daniel Etiemble Performance of CMOS Current Mode Full Adders. [Citation Graph (0, 0)][DBLP ] ISMVL, 1994, pp:27-34 [Conf ] Pascal Faudemay , Daniel Etiemble , Jean-Luc Béchennec , He Hé The Database Processor 'RAPID'. [Citation Graph (0, 0)][DBLP ] IWDM, 1987, pp:171-187 [Conf ] Daniel Etiemble , Cécile Germain Standard Microprocessors Versus Custom Processing Elements for Massively Parallel Architectures. [Citation Graph (0, 0)][DBLP ] PaCT, 1995, pp:320-325 [Conf ] Cécile Germain , Jacques Laminie , M. Pallud , Daniel Etiemble An HPF Case Study of a Domain-Decomposition Based Irregular Application. [Citation Graph (0, 0)][DBLP ] PaCT, 1997, pp:201-209 [Conf ] Franck Cappello , Daniel Etiemble Communications in Parallel Architectures and Networks of Workstations: From Standardisation to New Standards. [Citation Graph (0, 0)][DBLP ] PaCT, 1997, pp:298-310 [Conf ] Franck Cappello , Olivier Richard , Daniel Etiemble Performance of the NAS Benchmarks on a Cluster of SMP PCs Using a Parallelization of the MPI Programs with OpenMP. [Citation Graph (0, 0)][DBLP ] PaCT, 1999, pp:339-350 [Conf ] F. Capello , Jean-Luc Béchennec , Franck Delaplace , Damien Gautier de Lahaut , Cécile Germain , Jean-Louis Giavitto , Vincent Néri , Daniel Etiemble A Parralel Architecture Based on Compiled Communication Schemes. [Citation Graph (0, 0)][DBLP ] PARCO, 1993, pp:371-378 [Conf ] Franck Cappello , Olivier Richard , Daniel Etiemble Performance Evaluation of Two Programming Models for a Cluster of PC Biprocessors. [Citation Graph (0, 0)][DBLP ] PDPTA, 1999, pp:1912-1918 [Conf ] Franck Cappello , Daniel Etiemble MPI versus MPI+OpenMP on IBM SP for the NAS Benchmarks. [Citation Graph (0, 0)][DBLP ] SC, 2000, pp:- [Conf ] Daniel Etiemble , Michel Israël Comparison of Binary and Multivalued ICs According to VLSI Criteria. [Citation Graph (0, 0)][DBLP ] IEEE Computer, 1988, v:21, n:4, pp:28-42 [Journal ] Cécile Germain , Jean-Luc Béchennec , Daniel Etiemble , Jean-Paul Sansonnet A Communication Architecture for a Massively Parallel Message-Passing Multicomputer. [Citation Graph (0, 0)][DBLP ] J. Parallel Distrib. Comput., 1993, v:19, n:4, pp:338-348 [Journal ] Daniel Etiemble Multivalued I2 L Circuits for TSC Checkers. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1980, v:29, n:6, pp:537-540 [Journal ] Daniel Etiemble , Michel Israël Implementation of Ternary Circuits with Binary Integrated Circuits. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1977, v:26, n:12, pp:1222-1233 [Journal ] Daniel Etiemble Computer arithmetic and hardware: "off the shelf" microprocessors versus "custom hardware". [Citation Graph (0, 0)][DBLP ] Theor. Comput. Sci., 2002, v:279, n:1-2, pp:3-27 [Journal ] Franck Cappello , Daniel Etiemble MPI ou MPI+OpenMP sur grappes de multiprocesseurs? [Citation Graph (0, 0)][DBLP ] Technique et Science Informatiques, 2002, v:21, n:2, pp:253-272 [Journal ] Franck Cappello , Olivier Richard , Daniel Etiemble Understanding performance of SMP clusters running MPI programs. [Citation Graph (0, 0)][DBLP ] Future Generation Comp. Syst., 2001, v:17, n:6, pp:711-720 [Journal ] Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor. [Citation Graph (, )][DBLP ] Algorithms and multi-valued circuits for the multioperand addition in the binary stored-carry number system. [Citation Graph (, )][DBLP ] Search in 0.006secs, Finished in 0.007secs