The SCEAS System
Navigation Menu

Journals in DBLP

Integration
1996, volume: 21, number: 1-2

  1. Jason Cong, Lei He, Cheng-Kok Koh, Patrick H. Madden
    Performance optimization of VLSI interconnect layout. [Citation Graph (0, 0)][DBLP]
    Integration, 1996, v:21, n:1-2, pp:1-94 [Journal]
  2. Emil Gizdarski
    Built-in self-test for folded bit-line Mbit DRAMs. [Citation Graph (0, 0)][DBLP]
    Integration, 1996, v:21, n:1-2, pp:95-112 [Journal]
  3. Petru Eles, Krzysztof Kuchcinski, Zebo Peng
    Synthesis of systems specified as interacting VHDL processes. [Citation Graph (0, 0)][DBLP]
    Integration, 1996, v:21, n:1-2, pp:113-138 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002