The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Frank Cano: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. N. S. Nagaraj, Frank Cano, Haldun Haznedar, Duane Young
    A Practical Approach to Static Signal Electromigration Analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:572-577 [Conf]
  2. Lun Ye, Foong-Charn Chang, Peter Feldmann, Rakesh Chadha, Nagaraj Ns, Frank Cano
    Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:658-663 [Conf]
  3. Nagaraj Ns, Frank Cano, Sudha Thiruvengadam, Deepak Kapoor
    Performance and Reliability Verification of C6201/C6701 Digital Signal Processors. [Citation Graph (0, 0)][DBLP]
    ICCD, 1999, pp:521-0 [Conf]
  4. Wonjae L. Kang, Brad Potts, Ray Hokinson, John Riley, David Doman, Frank Cano, N. S. Nagaraj, Noel Durrant
    Enabling DIR(Designing-In-Reliability) through CAD Capabilities. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:151-156 [Conf]
  5. N. S. Nagaraj, Tom Bonifield, Abha Singh, Frank Cano, Usha Narasimha, Mak Kulkarni, Poras T. Balsara, Cyrus Cantrell
    Benchmarks for Interconnect Parasitic Resistance and Capacitance. [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:163-0 [Conf]
  6. N. S. Nagaraj, Frank Cano, Duane Young, Deepak Vohra, Manoj Das
    A Practical Approach to Crosstalk Noise Verification of Static CMOS Designs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2000, pp:370-375 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002