The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David B. Thomas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David B. Thomas, Wayne Luk
    Efficient Hardware Generation of Random Variates with Arbitrary Distributions. [Citation Graph (0, 0)][DBLP]
    FCCM, 2006, pp:57-66 [Conf]
  2. David B. Thomas, Wayne Luk
    Implementing Graphics Shaders Using FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1173- [Conf]
  3. David B. Thomas, Wayne Luk
    High Quality Uniform Random Number Generation Through LUT Optimised Linear Recurrences. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:61-68 [Conf]
  4. David B. Thomas, Wayne Luk
    Non-Uniform Random Number Generation Through Piecewise Linear Approximations. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  5. David B. Thomas, Wayne Luk, Michael Stumpf
    Reconfigurable Hardware Acceleration of Canonical Graph Labelling. [Citation Graph (0, 0)][DBLP]
    ARC, 2007, pp:302-313 [Conf]
  6. David B. Thomas, Wayne Luk, Philip Heng Wai Leong, John D. Villasenor
    Gaussian random number generators. [Citation Graph (0, 0)][DBLP]
    ACM Comput. Surv., 2007, v:39, n:4, pp:- [Journal]
  7. David B. Thomas, Wayne Luk
    High Quality Uniform Random Number Generation Using LUT Optimised State-transition Matrices. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2007, v:47, n:1, pp:77-92 [Journal]

  8. Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations. [Citation Graph (, )][DBLP]


  9. Resource efficient generators for the floating-point uniform and exponential distributions. [Citation Graph (, )][DBLP]


  10. Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation. [Citation Graph (, )][DBLP]


  11. Sampling from the Multivariate Gaussian Distribution using Reconfigurable Hardware. [Citation Graph (, )][DBLP]


  12. Accelerating Quadrature Methods for Option Valuation. [Citation Graph (, )][DBLP]


  13. FPGA-optimised high-quality uniform random number generators. [Citation Graph (, )][DBLP]


  14. A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation. [Citation Graph (, )][DBLP]


  15. Sampling from the exponential distribution using independent Bernoulli variates. [Citation Graph (, )][DBLP]


  16. Exploring reconfigurable architectures for explicit finite difference option pricing models. [Citation Graph (, )][DBLP]


  17. Exploring Reconfigurable Architectures for Binomial-Tree Pricing Models. [Citation Graph (, )][DBLP]


  18. An FPGA run-time parameterisable Log-Normal Random Number Generator. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002