The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shih-wei Liao: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shih-wei Liao
    Parallelizing User-Defined and Implicit Reductions Globally on Multiprocessors. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:189-202 [Conf]
  2. Shih-wei Liao, Zhaohui Du, Gansha Wu, Guei-Yuan Lueh
    Data and Computation Transformations for Brook Streaming Applications on Multiprocessors. [Citation Graph (0, 0)][DBLP]
    CGO, 2006, pp:196-207 [Conf]
  3. Dongkeun Kim, Shih-wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar, John Paul Shen
    Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors. [Citation Graph (0, 0)][DBLP]
    CGO, 2004, pp:27-38 [Conf]
  4. Kwei-Jay Lin, Shih-wei Liao
    Service Monitoring and Management on Multicore Platforms. [Citation Graph (0, 0)][DBLP]
    ICEBE, 2006, pp:623-630 [Conf]
  5. Shih-wei Liao, Zhaohui Du, Gansha Wu, Guei-Yuan Lueh
    A Code Generation Algorithm for Affine Partitioning Framework. [Citation Graph (0, 0)][DBLP]
    ICPADS (2), 2005, pp:17-21 [Conf]
  6. Mary W. Hall, Brian R. Murphy, Saman P. Amarasinghe, Shih-wei Liao, Monica S. Lam
    Interprocedural Analysis for Parallelization. [Citation Graph (0, 0)][DBLP]
    LCPC, 1995, pp:61-80 [Conf]
  7. Shih-wei Liao, Zhaohui Du, Gansha Wu, Guei-Yuan Lueh
    Parallel Processing of A Raytracer for GPU vs. for CPU. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2005, pp:1024-1030 [Conf]
  8. Shih-wei Liao, Perry H. Wang, Hong Wang, John Paul Shen, Gerolf Hoflehner, Daniel M. Lavery
    Post-Pass Binary Adaptation for Software-Based Speculative Precomputation. [Citation Graph (0, 0)][DBLP]
    PLDI, 2002, pp:117-128 [Conf]
  9. Shih-wei Liao, Amer Diwan, Robert P. Bosch Jr., Anwar M. Ghuloum, Monica S. Lam
    SUIF Explorer: An Interactive and Interprocedural Parallelizer. [Citation Graph (0, 0)][DBLP]
    PPOPP, 1999, pp:37-48 [Conf]
  10. Amy W. Lim, Shih-wei Liao, Monica S. Lam
    Blocking and array contraction across arbitrarily nested loops using affine partitioning. [Citation Graph (0, 0)][DBLP]
    PPOPP, 2001, pp:103-112 [Conf]
  11. Mary W. Hall, Saman P. Amarasinghe, Brian R. Murphy, Shih-wei Liao, Monica S. Lam
    Detecting Coarse - Grain Parallelism Using an Interprocedural Parallelizing Compiler. [Citation Graph (0, 0)][DBLP]
    SC, 1995, pp:- [Conf]
  12. Mary W. Hall, Jennifer-Ann M. Anderson, Saman P. Amarasinghe, Brian R. Murphy, Shih-wei Liao, Edouard Bugnion, Monica S. Lam
    Maximizing Multiprocessor Performance with the SUIF Compiler. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1996, v:29, n:12, pp:84-89 [Journal]
  13. Mary W. Hall, Jennifer-Ann M. Anderson, Saman P. Amarasinghe, Brian R. Murphy, Shih-wei Liao, Edouard Bugnion, Monica S. Lam
    Maximizing Multiprocessor Performance with the SUIF Compiler. [Citation Graph (0, 0)][DBLP]
    Digital Technical Journal, 1998, v:10, n:1, pp:71-80 [Journal]
  14. Robert P. Wilson, Robert S. French, Christopher S. Wilson, Saman P. Amarasinghe, Jennifer-Ann M. Anderson, Steven W. K. Tjiang, Shih-wei Liao, Chau-Wen Tseng, Mary W. Hall, Monica S. Lam, John L. Hennessy
    SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. [Citation Graph (0, 0)][DBLP]
    SIGPLAN Notices, 1994, v:29, n:12, pp:31-37 [Journal]
  15. Mary W. Hall, Saman P. Amarasinghe, Brian R. Murphy, Shih-wei Liao, Monica S. Lam
    Interprocedural parallelization analysis in SUIF. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Program. Lang. Syst., 2005, v:27, n:4, pp:662-731 [Journal]

  16. Taming hardware event samples for FDO compilation. [Citation Graph (, )][DBLP]


  17. A Service Oriented Paradigm to Support Collaborative Product development. [Citation Graph (, )][DBLP]


  18. Scalable Lossless High Definition Image Coding on Multicore Platforms. [Citation Graph (, )][DBLP]


  19. Parallel XML Transformations on Multi-Core Processors. [Citation Graph (, )][DBLP]


  20. DJ: A Transparent Java-Integrated Data Access System. [Citation Graph (, )][DBLP]


  21. Prefetch optimizations on large-scale applications via parameter value prediction. [Citation Graph (, )][DBLP]


  22. Machine learning-based prefetch optimization for data center applications. [Citation Graph (, )][DBLP]


  23. Multi-disciplinary simulation and analysis of complex product in service oriented environment. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002