Search the dblp DataBase

Publications of Author

1. Terrence S. T. Mak, K. P. Lam
   High Speed GAML-based Phylogenetic Tree Reconstruction Using HW/SW Codesign. [Citation Graph (0, 0)][DBLP]
   CSB, 2003, pp:470-473 [Conf]
   
2. Terrence S. T. Mak, K. P. Lam
   Embedded Computation of Maximum-Likelihood Phylogeny Inference Using Platform FPGA. [Citation Graph (0, 0)][DBLP]
   CSB, 2004, pp:512-514 [Conf]
   
3. Terrence S. T. Mak, K. P. Lam
   FPGA-Based Computation for Maximum Likelihood Phylogenetic Tree Evaluation. [Citation Graph (0, 0)][DBLP]
   FPL, 2004, pp:1076-1079 [Conf]
   
4. Terrence S. T. Mak, K. P. Lam
   On Computing Maximum Likelihood Phylogeny Using FPGA p. [Citation Graph (0, 0)][DBLP]
   FPL, 2004, pp:1188- [Conf]
   
5. Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung, Wayne Luk
   On-FPGA Communication Architectures and Design Factors. [Citation Graph (0, 0)][DBLP]
   FPL, 2006, pp:1-8 [Conf]
   
6. Terrence S. T. Mak, K. P. Lam, H. S. Ng, G. Rachmuth, C.-S. Poon
   A Current-Mode Analog Circuit for Reinforcement Learning Problems. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2007, pp:1301-1304 [Conf]
   
7. Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung, Wayne Luk, K. P. Lam
   A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing. [Citation Graph (0, 0)][DBLP]
   NOCS, 2007, pp:173-182 [Conf]
   
8. 
   A DP-network for optimal dynamic routing in network-on-chip. [Citation Graph (, )][DBLP]
   
   
9. 
   High-throughput interconnect wave-pipelining for global communication in FPGAs. [Citation Graph (, )][DBLP]
   
   
10. 
    Interconnection lengths and delays estimation for communication links in FPGAs. [Citation Graph (, )][DBLP]
    
    
11. 
    Global interconnections in FPGAs: modeling and performance analysis. [Citation Graph (, )][DBLP]
    
    
12. 
    Implementation of Wave-Pipelined Interconnects in FPGAs. [Citation Graph (, )][DBLP]