The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jan Schier: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Miroslav Lícko, Jan Schier, Milan Tichý, Markus Kühl
    MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:984-987 [Conf]
  2. Jan Schier, Antonin Hermanek
    Using Logarithmic Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1149-1151 [Conf]
  3. Zdenek Pohl, Jan Schier, Miroslav Lícko, Antonin Hermanek, Milan Tichý, Rudolf Matousek, Jiri Kadlec
    Logarithmic Arithmetic for Real Data Types and Support for Matlab/Simulink Based Rapid-FPGA-Prototyping. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:190- [Conf]
  4. Milan Tichý, Jan Schier, David Gregg
    Efficient Floating-Point Implementation of High-Order (N)LMS Adaptive Filters in FPGA. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:311-316 [Conf]
  5. Premysl Sucha, Zdenek Hanzálek, Antonin Hermanek, Jan Schier
    Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design - Implementation of Finite Interval Constant Modulus Algorithm. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2007, v:46, n:1, pp:35-53 [Journal]

  6. FPGA Implementation of Adaptive Filters based on GSFAP using Log Arithmetic. [Citation Graph (, )][DBLP]


Search in 0.011secs, Finished in 0.012secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002