Search the dblp DataBase
Michael Thies :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Dirk Fischer , Jürgen Teich , Michael Thies , Ralph Weper Efficient architecture/compiler co-exploration for ASIPs. [Citation Graph (0, 0)][DBLP ] CASES, 2002, pp:27-34 [Conf ] Dirk Fischer , Jürgen Teich , Ralph Weper , Uwe Kastens , Michael Thies Design space characterization for architecture/compiler co-exploration. [Citation Graph (0, 0)][DBLP ] CASES, 2001, pp:108-115 [Conf ] Esther Stümpel , Michael Thies , Uwe Kastens VLIW Compilation Techniques for Superscalar Architectures. [Citation Graph (0, 0)][DBLP ] CC, 1998, pp:234-248 [Conf ] Michael Thies A Closer Look at Inter-library Dependencies in Java-Software. [Citation Graph (0, 0)][DBLP ] Java-Informations-Tage, 1999, pp:48-57 [Conf ] Michael Thies , Uwe Kastens Statische Analyse von Bibliotheken als Grundlage dynamischer Optimierung. [Citation Graph (0, 0)][DBLP ] Java-Informations-Tage, 1998, pp:323-339 [Conf ] Olaf Bonorden , Nikolaus Brüls , Uwe Kastens , Dinh Khoi Le , Friedhelm Meyer auf der Heide , Jörg-Christian Niemann , Mario Porrmann , Ulrich Rückert , Adrian Slowik , Michael Thies A holistic methodology for network processor design. [Citation Graph (0, 0)][DBLP ] LCN, 2003, pp:583-0 [Conf ] Uwe Kastens , Dinh Khoi Le , Adrian Slowik , Michael Thies Feedback driven instruction-set extension. [Citation Graph (0, 0)][DBLP ] LCTES, 2004, pp:126-135 [Conf ] Matthias Grünewald , Dinh Khoi Le , Uwe Kastens , Jörg-Christian Niemann , Mario Porrmann , Ulrich Rückert , Adrian Slowik , Michael Thies Network Application Driven Instruction Set Extensions for Embedded Processing Clusters. [Citation Graph (0, 0)][DBLP ] PARELEC, 2004, pp:209-214 [Conf ] Christian Sauer , Matthias Gries , J.-C. Niemann , M. Porrmann , M. Thies Application-Driven Development of Concurrent Packet Processing Platforms. [Citation Graph (0, 0)][DBLP ] PARELEC, 2006, pp:55-61 [Conf ] Dirk Fischer , Jürgen Teich , Ralph Weper , Michael Thies BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs. [Citation Graph (0, 0)][DBLP ] Journal of Circuits, Systems, and Computers, 2003, v:12, n:3, pp:353-0 [Journal ] Fabian Mörchen , Alfred Ultsch , Michael Thies , Ingo Lohken Modeling timbre distance with temporal statistics from polyphonic music. [Citation Graph (0, 0)][DBLP ] IEEE Transactions on Audio, Speech & Language Processing, 2006, v:14, n:1, pp:81-90 [Journal ] Michael Thies Annotating Java libraries in support of whole-program optimization. [Citation Graph (0, 0)][DBLP ] PPPJ/IRE, 2002, pp:169-174 [Conf ] A Synchronization Method for Register Traces of Pipelined Processors. [Citation Graph (, )][DBLP ] Search in 0.004secs, Finished in 0.004secs