The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Paul Pettersson: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Johan Bengtsson, W. O. David Griffioen, Kåre J. Kristoffersen, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    Verification of an Audio Protocol with Bus Collision Using UPPAAL. [Citation Graph (0, 0)][DBLP]
    CAV, 1996, pp:244-256 [Conf]
  2. Kim Guldstrand Larsen, Gerd Behrmann, Ed Brinksma, Ansgar Fehnker, Thomas Hune, Paul Pettersson, Judi Romijn
    As Cheap as Possible: Efficient Cost-Optimal Reachability for Priced Timed Automata. [Citation Graph (0, 0)][DBLP]
    CAV, 2001, pp:493-505 [Conf]
  3. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    UPPAAL: Status & Developments. [Citation Graph (0, 0)][DBLP]
    CAV, 1997, pp:456-459 [Conf]
  4. Jussi Karlgren, Hans Karlgren, Paul Pettersson, Magnus Nordström, Bengt Wahrolén
    DILEMMA: a tool for rapid manual translation. [Citation Graph (0, 0)][DBLP]
    CHI Conference Companion, 1994, pp:129-130 [Conf]
  5. Hans Karlgren, Jussi Karlgren, Magnus Nordström, Paul Pettersson, Bengt Wahrolén
    DILEMMA - An Instant Lexicographer. [Citation Graph (0, 0)][DBLP]
    COLING, 1994, pp:82-84 [Conf]
  6. Olga Grinchtein, Bengt Jonsson, Paul Pettersson
    Inference of Event-Recording Automata Using Timed Decision Trees. [Citation Graph (0, 0)][DBLP]
    CONCUR, 2006, pp:435-449 [Conf]
  7. Johan Blom, Anders Hessel, Bengt Jonsson, Paul Pettersson
    Specifying and Generating Test Cases Using Observer Automata. [Citation Graph (0, 0)][DBLP]
    FATES, 2004, pp:125-139 [Conf]
  8. Anders Hessel, Kim Guldstrand Larsen, Brian Nielsen, Paul Pettersson, Arne Skou
    Time-Optimal Real-Time Test Case Generation Using Uppaal. [Citation Graph (0, 0)][DBLP]
    FATES, 2003, pp:114-130 [Conf]
  9. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    Model-Checking for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    FCT, 1995, pp:62-88 [Conf]
  10. Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi
    TIMES: A Tool for Schedulability Analysis and Code Generation of Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2003, pp:60-72 [Conf]
  11. Alexandre David, John Håkansson, Kim Guldstrand Larsen, Paul Pettersson
    Model Checking Timed Automata with Priorities Using DBM Subtraction. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2006, pp:128-142 [Conf]
  12. Anders Hessel, Kim Guldstrand Larsen, Brian Nielsen, Paul Pettersson, Arne Skou
    Time-Optimal Test Cases for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2003, pp:234-245 [Conf]
  13. Wang Yi, Paul Pettersson, Mats Daniels
    Automatic verification of real-time communicating systems by constraint-solving. [Citation Graph (0, 0)][DBLP]
    FORTE, 1994, pp:243-258 [Conf]
  14. Gerd Behrmann, Johan Bengtsson, Alexandre David, Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    UPPAAL Implementation Secrets. [Citation Graph (0, 0)][DBLP]
    FTRTFT, 2002, pp:3-22 [Conf]
  15. Gerd Behrmann, Ansgar Fehnker, Thomas Hune, Kim Guldstrand Larsen, Paul Pettersson, Judi Romijn, Frits W. Vaandrager
    Minimum-Cost Reachability for Priced Timed Automata. [Citation Graph (0, 0)][DBLP]
    HSCC, 2001, pp:147-161 [Conf]
  16. Johan Bengtsson, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    Hybrid Systems, 1995, pp:232-243 [Conf]
  17. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    Diagnostic Model-Checking for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    Hybrid Systems, 1995, pp:575-586 [Conf]
  18. Thomas Hune, Kim Guldstrand Larsen, Paul Pettersson
    Guided Synthesis of Control Programs Using UPPAAL. [Citation Graph (0, 0)][DBLP]
    ICDCS Workshop on Distributed System Validation and Verification, 2000, pp:0-0 [Conf]
  19. Tobias Amnell, Gerd Behrmann, Johan Bengtsson, Pedro R. D'Argenio, Alexandre David, Ansgar Fehnker, Thomas Hune, Bertrand Jeannet, Kim Guldstrand Larsen, M. Oliver Möller, Paul Pettersson, Carsten Weise, Wang Yi
    UPPAAL - Now, Next, and Future. [Citation Graph (0, 0)][DBLP]
    MOVEP, 2000, pp:99-124 [Conf]
  20. Gerd Behrmann, Alexandre David, Kim Guldstrand Larsen, John Håkansson, Paul Pettersson, Wang Yi, Martijn Hendriks
    UPPAAL 4.0. [Citation Graph (0, 0)][DBLP]
    QEST, 2006, pp:125-126 [Conf]
  21. Anders Hessel, Paul Pettersson
    A Test Case Generation Algorithm for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2004, pp:268-273 [Conf]
  22. Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    Efficient verification of real-time systems: compact data structure and state-space reduction. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1997, pp:14-24 [Conf]
  23. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    Compositional and Symbolic Model-Checking of Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1995, pp:76-89 [Conf]
  24. Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi
    TIMES - A Tool for Modelling and Implementation of Embedded Systems. [Citation Graph (0, 0)][DBLP]
    TACAS, 2002, pp:460-464 [Conf]
  25. Johan Bengtsson, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    UPPAAL in 1995. [Citation Graph (0, 0)][DBLP]
    TACAS, 1996, pp:431-434 [Conf]
  26. Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi
    Schedulability Analysis Using Two Clocks. [Citation Graph (0, 0)][DBLP]
    TACAS, 2003, pp:224-239 [Conf]
  27. Elena Fersman, Paul Pettersson, Wang Yi
    Timed Automata with Asynchronous Processes: Schedulability and Decidability. [Citation Graph (0, 0)][DBLP]
    TACAS, 2002, pp:67-82 [Conf]
  28. Fredrik Larsson, Paul Pettersson, Wang Yi
    On Memory-Block Traversal Problems in Model-Checking Timed-Systems. [Citation Graph (0, 0)][DBLP]
    TACAS, 2000, pp:127-141 [Conf]
  29. Magnus Lindahl, Paul Pettersson, Wang Yi
    Formal Design and Analysis of a Gear Controller. [Citation Graph (0, 0)][DBLP]
    TACAS, 1998, pp:281-297 [Conf]
  30. Kåre J. Kristoffersen, François Laroussinie, Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    A Compositional Proof of a Real-Time Mutual Exclusion Protocol. [Citation Graph (0, 0)][DBLP]
    TAPSOFT, 1997, pp:565-579 [Conf]
  31. Jan Carlson, John Håkansson, Paul Pettersson
    SaveCCM: An Analysable Component Model for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:160, n:, pp:127-140 [Journal]
  32. Johan Bengtsson, W. O. David Griffioen, Kåre J. Kristoffersen, Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    Automated verification of an audio-control protocol using UPPAAL. [Citation Graph (0, 0)][DBLP]
    J. Log. Algebr. Program., 2002, v:52, n:, pp:163-181 [Journal]
  33. Tobias Amnell, Elena Fersman, Paul Pettersson, Hongyan Sun, Wang Yi
    Code Synthesis for Timed Automata. [Citation Graph (0, 0)][DBLP]
    Nord. J. Comput., 2002, v:9, n:4, pp:269-300 [Journal]
  34. Thomas Hune, Kim Guldstrand Larsen, Paul Pettersson
    Guided Synthesis of Control Programs Using UPPAAL. [Citation Graph (0, 0)][DBLP]
    Nord. J. Comput., 2001, v:8, n:1, pp:43-64 [Journal]
  35. Paul Pettersson, Wang Yi
    Guest Editors' Foreword. [Citation Graph (0, 0)][DBLP]
    Nord. J. Comput., 2005, v:12, n:2, pp:67-0 [Journal]
  36. Kim Guldstrand Larsen, Fredrik Larsson, Paul Pettersson, Wang Yi
    Compact Data Structures and State-Space Reduction for Model-Checking Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2003, v:25, n:2-3, pp:255-275 [Journal]
  37. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi
    UPPAAL in a Nutshell. [Citation Graph (0, 0)][DBLP]
    STTT, 1997, v:1, n:1-2, pp:134-152 [Journal]
  38. Magnus Lindahl, Paul Pettersson, Wang Yi
    Formal design and analysis of a gear controller. [Citation Graph (0, 0)][DBLP]
    STTT, 2001, v:3, n:3, pp:353-368 [Journal]
  39. Elena Fersman, Leonid Mokrushin, Paul Pettersson, Wang Yi
    Schedulability analysis of fixed-priority systems using timed automata. [Citation Graph (0, 0)][DBLP]
    Theor. Comput. Sci., 2006, v:354, n:2, pp:301-317 [Journal]
  40. AnnMarie Ericsson, Paul Pettersson, Mikael Berndtsson, Marco Seiriö
    Seamless formal verification of complex event processing applications. [Citation Graph (0, 0)][DBLP]
    DEBS, 2007, pp:50-61 [Conf]
  41. John Håkansson, Paul Pettersson
    Partial Order Reduction for Verification of Real-Time Components. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2007, pp:211-226 [Conf]
  42. Anders Hessel, Paul Pettersson
    Model-Based Testing of a WAP Gateway: An Industrial Case-Study. [Citation Graph (0, 0)][DBLP]
    FMICS/PDMC, 2006, pp:116-131 [Conf]
  43. Anders Hessel, Paul Pettersson
    A Global Algorithm for Model-Based Test Suite Generation. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2007, v:190, n:2, pp:47-59 [Journal]
  44. Elena Fersman, Pavel Krcál, Paul Pettersson, Wang Yi
    Task automata: Schedulability, decidability and undecidability. [Citation Graph (0, 0)][DBLP]
    Inf. Comput., 2007, v:205, n:8, pp:1149-1172 [Journal]
  45. Mikael Åkerholm, Jan Carlson, Johan Fredriksson, Hans Hansson, John Håkansson, Anders Möller, Paul Pettersson, Massimo Tivoli
    The SAVE approach to component-based development of vehicular systems. [Citation Graph (0, 0)][DBLP]
    Journal of Systems and Software, 2007, v:80, n:5, pp:655-667 [Journal]

  46. Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT. [Citation Graph (, )][DBLP]


  47. Bridging the Semantic Gap between Abstract Models of Embedded Systems. [Citation Graph (, )][DBLP]


  48. Message from the CORCS 2008 Workshop Organizers. [Citation Graph (, )][DBLP]


  49. CORCS 2008 Workshop Organization. [Citation Graph (, )][DBLP]


  50. Model-checking real-time control programs: verifying Lego(R) MindstormsTM systems using UPPAAL. [Citation Graph (, )][DBLP]


  51. Formal Semantics of the ProCom Real-Time Component Model. [Citation Graph (, )][DBLP]


  52. REMES: A Resource Model for Embedded Systems. [Citation Graph (, )][DBLP]


  53. Save-IDE - A tool for design, analysis and implementation of component-based embedded systems. [Citation Graph (, )][DBLP]


  54. Anything You Want to Ask about Software Reliability Engineering. [Citation Graph (, )][DBLP]


  55. Generating Trace-Sets for Model-based Testing. [Citation Graph (, )][DBLP]


  56. Save-IDE: An Integrated Development Environment for Building Predictable Component-Based Embedded Systems. [Citation Graph (, )][DBLP]


  57. Verification of COMDES-II Systems Using UPPAAL with Model Transformation. [Citation Graph (, )][DBLP]


  58. Analyzing Resource-Usage Impact on Component-Based Systems Performance and Reliability. [Citation Graph (, )][DBLP]


  59. Testing Real-Time Systems Using UPPAAL. [Citation Graph (, )][DBLP]


  60. Scheduling Timed Modules for Correct Resource Sharing. [Citation Graph (, )][DBLP]


  61. Analyzing a Pattern-Based Model of a Real-Time Turntable System. [Citation Graph (, )][DBLP]


Search in 0.000secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002