The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Akshay Sharma: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kenneth Eguro, Scott Hauck, Akshay Sharma
    Architecture-adaptive range limit windowing for simulated annealing FPGA placement. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:439-444 [Conf]
  2. Shawn Phillips, Akshay Sharma, Scott Hauck
    Automating the Layout of Reconfigurable Subsystems Via Template Reduction. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:340-341 [Conf]
  3. Akshay Sharma, Katherine Compton, Carl Ebeling, Scott Hauck
    Exploration of pipelined FPGA interconnect structures. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:13-22 [Conf]
  4. Akshay Sharma, Carl Ebeling, Scott Hauck
    PipeRoute: a pipelining-aware router for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2003, pp:68-77 [Conf]
  5. Akshay Sharma, Carl Ebeling, Scott Hauck
    Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:266- [Conf]
  6. Katherine Compton, Akshay Sharma, Shawn Phillips, Scott Hauck
    Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:59-68 [Conf]
  7. Shawn Phillips, Akshay Sharma, Scott Hauck
    Automating the Layout of Reconfigurable Subsystems via Template Reduction. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:857-861 [Conf]
  8. Akshay Sharma, Carl Ebeling, Scott Hauck
    Architecture-Adaptive Routability-Driven Placement for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:427-432 [Conf]
  9. Akshay Sharma, Scott Hauck
    Accelerating FPGA Routing Using Architecture-Adaptive A* Techniques. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:225-232 [Conf]
  10. Akshay Sharma, Carl Ebeling, Scott Hauck
    PipeRoute: a pipelining-aware router for reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:3, pp:518-532 [Journal]

Search in 0.198secs, Finished in 0.198secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002