The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David Van Campenhout: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dirk Daneels, David Van Campenhout, Wayne Niblack, William Equitz, Ron Barber, Erwin Bellon, Freddy Fierens
    Interactive Outlining: An Improved Approach Using Active Contours. [Citation Graph (3, 0)][DBLP]
    Storage and Retrieval for Image and Video Databases (SPIE), 1993, pp:226-233 [Conf]
  2. Cindy Eisner, Dana Fisman, John Havlicek, Yoad Lustig, Anthony McIsaac, David Van Campenhout
    Reasoning with Temporal Logic on Truncated Paths. [Citation Graph (0, 0)][DBLP]
    CAV, 2003, pp:27-39 [Conf]
  3. David Van Campenhout, Trevor N. Mudge, John P. Hayes
    High-Level Test Generation for Design Verification of Pipelined Microprocessors. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:185-188 [Conf]
  4. Cindy Eisner, Dana Fisman, John Havlicek, Anthony McIsaac, David Van Campenhout
    The Definition of a Temporal Clock Operator. [Citation Graph (0, 0)][DBLP]
    ICALP, 2003, pp:857-870 [Conf]
  5. David Van Campenhout, Trevor N. Mudge, Karem A. Sakallah
    Timing verification of sequential domino circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:127-132 [Conf]
  6. David Van Campenhout, Trevor N. Mudge, John P. Hayes
    Collection and Analysis of Microprocessor Design Errors. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2000, v:17, n:4, pp:51-60 [Journal]
  7. David Van Campenhout, Trevor N. Mudge, Karem A. Sakallah
    Timing verification of sequential dynamic circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:5, pp:645-658 [Journal]
  8. David Van Campenhout, Hussain Al-Asaad, John P. Hayes, Trevor N. Mudge, Richard B. Brown
    High-level design verification of microprocessors via error modeling. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:581-599 [Journal]
  9. James K. Huggins, David Van Campenhout
    Specification and verification of pipelining in the ARM2 RISC microprocessor. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:563-580 [Journal]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002