The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Donald T. Tang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jin-fuw Lee, Donald T. Tang
    An Algorithm for Incremental Timing Analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:696-701 [Conf]
  2. W. K. Luk, Donald T. Tang, C. K. Wong
    Hierarchial global wiring for custom chip design. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:481-489 [Conf]
  3. Jin-fuw Lee, Donald T. Tang
    HIMALAYAS - a hierarchical compaction system with a minimized constraint set. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1992, pp:150-157 [Conf]
  4. Jin-fuw Lee, Donald T. Tang, C. K. Wong
    A timing analysis algorithm for circuits with level-sensitive latches. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1994, pp:743-748 [Conf]
  5. Donald T. Tang, Lalit R. Bahl
    Block Codes for a Class of Constrained Noiseless Channels [Citation Graph (0, 0)][DBLP]
    Information and Control, 1970, v:17, n:5, pp:436-461 [Journal]
  6. Donald T. Tang, Robert T. Chien
    Cyclic Product Codes and Their Implementation [Citation Graph (0, 0)][DBLP]
    Information and Control, 1966, v:9, n:2, pp:196-209 [Journal]
  7. Kiyoshi Maruyama, Luigi Fratta, Donald T. Tang
    Heuristic Design Algorithm for Computer Communication Networks with Different Classes of Packets. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1977, v:21, n:4, pp:360-369 [Journal]
  8. Kiyoshi Maruyama, Donald T. Tang
    Discrete Link Capacity and Priority Assignments in Communication Networks. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1977, v:21, n:3, pp:254-263 [Journal]
  9. Chak-Kuen Wong, Donald T. Tang
    Dynamic Memories with Faster Random and Sequential Access. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1977, v:21, n:3, pp:281-287 [Journal]
  10. Donald T. Tang, C. L. Chen
    Iterative Exhaustive Pattern Generation for Logic Testing. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:2, pp:212-219 [Journal]
  11. Donald T. Tang, Robert T. Chien
    Coding for Error Control. [Citation Graph (0, 0)][DBLP]
    IBM Systems Journal, 1969, v:8, n:1, pp:48-86 [Journal]
  12. Donald T. Tang, C. K. Wong
    A Modified Branch-and-Bound Strategy. [Citation Graph (0, 0)][DBLP]
    Inf. Process. Lett., 1973, v:2, n:3, pp:65-69 [Journal]
  13. Donald T. Tang, Chin-Long Chen
    Logic Test Pattern Generation Using Linear Codes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1984, v:33, n:9, pp:845-850 [Journal]
  14. Donald T. Tang, Lin S. Woo
    Exhaustive Test Pattern Generation with Constant Weight Vectors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1983, v:32, n:12, pp:1145-1150 [Journal]
  15. Donald T. Tang, Lin S. Woo, Lalit R. Bahl
    Optimization of Teleprocessing Networks with Concentrators and Multiconnected Terminals. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1978, v:27, n:7, pp:594-604 [Journal]
  16. Jin-fuw Lee, Donald T. Tang
    VLSI Layout Compaction with Grid and Mixed Constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:5, pp:903-910 [Journal]
  17. Jin-fuw Lee, Donald T. Tang, Chak-Kuen Wong
    A timing analysis algorithm for circuits with level-sensitive latches. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:5, pp:535-543 [Journal]
  18. W. K. Luk, Paolo Sipala, Markku Tamminen, Donald T. Tang, Lin S. Woo, Chak-Kuen Wong
    A Hierarchical Global Wiring Algorithm for Custom Chip Design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:4, pp:518-533 [Journal]
  19. Ingemar Ingemarsson, Donald T. Tang, C. K. Wong
    A conference key distribution system. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Information Theory, 1982, v:28, n:5, pp:714-719 [Journal]

Search in 0.048secs, Finished in 0.050secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002