The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Victor Varshavsky: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Victor Varshavsky, Vyacheslav Marakhovsky
    GALA (Globally Asynchronous - Locally Arbitrary) Design. [Citation Graph (0, 0)][DBLP]
    Concurrency and Hardware Design, 2002, pp:61-107 [Conf]
  2. Victor Varshavsky, Vyacheslav Marakhovsky
    Asynchronous Control Device Design by Net Model Behavior Simulation. [Citation Graph (0, 0)][DBLP]
    Application and Theory of Petri Nets, 1996, pp:497-515 [Conf]
  3. Alexandre Yakovlev, Victor Varshavsky, Vyacheslav Marakhovsky, Alexei L. Semenov
    Designing an asynchronous pipeline token ring interface. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1995, pp:32-0 [Conf]
  4. Victor Varshavsky, Vyacheslav Marakhovsky
    GALA Approach in Design of Asynchronous Control for Counterflow Pipeline Processor. [Citation Graph (0, 0)][DBLP]
    DELTA, 2002, pp:73-80 [Conf]
  5. Victor Varshavsky, Vyacheslav Marakhovsky
    A Neuron-MOS Threshold Element with Switching Capacitors. [Citation Graph (0, 0)][DBLP]
    Fuzzy Days, 2001, pp:430-435 [Conf]
  6. Victor Varshavsky, Vyacheslav Marakhovsky
    Learning Experiments with CMOS Artificial Neuron. [Citation Graph (0, 0)][DBLP]
    Fuzzy Days, 1999, pp:706-707 [Conf]
  7. Victor Varshavsky
    beta-Driven Threshold Elements. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1998, pp:52-58 [Conf]
  8. Victor Varshavsky, Masayuki Tsukisaka
    Current Sensor on the Base of Permanent Pre-chargeable Amplifier. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1999, pp:210-213 [Conf]
  9. Michael Kishinevsky, Alex Kondratyev, Alexander Taubin, Victor Varshavsky
    Analysis and Identification of Self-Timed Circuits. [Citation Graph (0, 0)][DBLP]
    Designing Correct Circuits, 1992, pp:275-287 [Conf]
  10. Victor Varshavsky, Ilya Levin, Vladimir Ostrovsky
    Increasing Implementability of beta-driven Threshold Checkers. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:158- [Conf]
  11. Victor Varshavsky, Vyacheslav Marakhovsky
    Beta-CMOS Artificial Neuron and Implementability Limits. [Citation Graph (0, 0)][DBLP]
    IWANN (2), 1999, pp:117-128 [Conf]
  12. Victor Varshavsky
    Simple CMOS Learnable Threshold Element. [Citation Graph (0, 0)][DBLP]
    NC, 1998, pp:639-644 [Conf]
  13. Victor Varshavsky, Vyacheslav Marakhovsky, Vadim V. Smolensky
    Designing Self-Timed Devices Using the Finite Automaton Model. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1995, v:12, n:1, pp:14-23 [Journal]
  14. Michael Kishinevsky, Alex Kondratyev, Alexander Taubin, Victor Varshavsky
    Analysis and Identification of Speed-Independent Circuits on an Event Model. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 1994, v:4, n:1, pp:33-75 [Journal]
  15. Victor Varshavsky, Vyacheslav Marakhovsky, V. A. Peschansky
    Synchronization of Interacting Automata. [Citation Graph (0, 0)][DBLP]
    Mathematical Systems Theory, 1970, v:4, n:3, pp:212-230 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002