Search the dblp DataBase

Publications of Author

1. Philo Juang, Hidekazu Oki, Yong Wang, Margaret Martonosi, Li-Shiuan Peh, Daniel Rubenstein
   Energy-efficient computing for wildlife tracking: design tradeoffs and early experiences with ZebraNet. [Citation Graph (0, 0)][DBLP]
   ASPLOS, 2002, pp:96-107 [Conf]
   
2. Qiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark
   Formal online methods for voltage/frequency control in multiple clock domain microprocessors. [Citation Graph (0, 0)][DBLP]
   ASPLOS, 2004, pp:248-259 [Conf]
   
3. Qiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark
   Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors. [Citation Graph (0, 0)][DBLP]
   HPCA, 2005, pp:178-189 [Conf]
   
4. Zhigang Hu, Philo Juang, Kevin Skadron, Douglas W. Clark, Margaret Martonosi
   Applying Decay Strategies to Branch Predictors for Leakage Energy Savings. [Citation Graph (0, 0)][DBLP]
   ICCD, 2002, pp:442-445 [Conf]
   
5. Zhigang Hu, Philo Juang, Phil Diodato, Stefanos Kaxiras, Kevin Skadron, Margaret Martonosi, Douglas W. Clark
   Managing leakage for transient data: decay and quasi-static 4T memory cells. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2002, pp:52-55 [Conf]
   
6. Philo Juang, Qiang Wu, Li-Shiuan Peh, Margaret Martonosi, Douglas W. Clark
   Coordinated, distributed, formal energy management of chip multiprocessors. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2005, pp:127-130 [Conf]
   
7. Philo Juang, Phil Diodato, Stefanos Kaxiras, Kevin Skadron, Zhigang Hu, Margaret Martonosi, Douglas W. Clark
   Implementing Decay Techniques using 4T Quasi-Static Memory Cells. [Citation Graph (0, 0)][DBLP]
   Computer Architecture Letters, 2002, v:1, n:, pp:- [Journal]
   
8. Qiang Wu, Philo Juang, Margaret Martonosi, Li-Shiuan Peh, Douglas W. Clark
   Formal Control Techniques for Power-Performance Management. [Citation Graph (0, 0)][DBLP]
   IEEE Micro, 2005, v:25, n:5, pp:52-62 [Journal]
   
9. Julia Chen, Philo Juang, Kevin Ko, Gilberto Contreras, David Penry, Ram Rangan, Adam Stoler, Li-Shiuan Peh, Margaret Martonosi
   Hardware-modulated parallelism in chip multiprocessors. [Citation Graph (0, 0)][DBLP]
   SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:54-63 [Journal]
   
10. Philo Juang, Kevin Skadron, Margaret Martonosi, Zhigang Hu, Douglas W. Clark, Phil Diodato, Stefanos Kaxiras
    Implementing branch-predictor decay using quasi-static memory cells. [Citation Graph (0, 0)][DBLP]
    TACO, 2004, v:1, n:2, pp:180-219 [Journal]