|
Journals in DBLP
- Vishwani D. Agrawal
Editorial. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:567- [Journal]
- Jee-Youl Ryu, Bruce C. Kim
Low-Cost Testing of 5 GHz Low Noise Amplifiers Using New RF BIST Circuit. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:571-581 [Journal]
- Y. Lechuga, R. Mozuelos, M. A. Allende, Mar Martínez, Salvador Bracho
Fault Detection in Switched Current Circuits Using Built-in Transient Current Sensors. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:583-598 [Journal]
- Julien Pouget, Erik Larsson, Zebo Peng
Multiple-Constraint Driven System-on-Chip Test Time Optimization. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:599-611 [Journal]
- Hiroyuki Yotsuyanagi, Toshimasa Kuchii, Shigeki Nishikawa, Masaki Hashizume, Kozo Kinoshita
Reducing Scan Shifts Using Configurations of Compatible and Folding Scan Trees. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:613-620 [Journal]
- Baosheng Wang, Andy Kuo, Touraj Farahmand, André Ivanov, Yong B. Cho, Sassan Tabatabaei
A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:621-630 [Journal]
- Joonhwan Yi, John P. Hayes
The Coupling Model for Function and Delay Faults. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:631-649 [Journal]
- Erik Larsson, Julien Pouget, Zebo Peng
Abort-on-Fail Based Test Scheduling. [Citation Graph (0, 0)][DBLP] J. Electronic Testing, 2005, v:21, n:6, pp:651-658 [Journal]
|