The SCEAS System
Navigation Menu

Journals in DBLP

J. Electronic Testing
2007, volume: 23, number: 1

  1. Vishwani D. Agrawal
    Editorial. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:5- [Journal]
  2. Bruce C. Kim
    Test Technology Newsletter. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:9-10 [Journal]
  3. Chunsheng Liu
    Improve the Quality of Per-Test Fault Diagnosis Using Output Information. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:11-24 [Journal]
  4. Ugur Çilingiroglu
    Magnetic In-circuit Testing of Multiple Power and Ground Pins for Open Faults. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:25-34 [Journal]
  5. Grzegorz Mrugalski, Janusz Rajski, Chen Wang, Artur Pogiel, Jerzy Tyszer
    Isolation of Failing Scan Cells through Convolutional Test Response Compaction. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:35-45 [Journal]
  6. Luca Sterpone, Matteo Sonza Reorda, Massimo Violante, Fernanda Lima Kastensmidt, Luigi Carro
    Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:47-54 [Journal]
  7. Gurgen Harutunyan, Valery A. Vardanian, Yervant Zorian
    Minimal March Tests for Detection of Dynamic Faults in Random Access Memories. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:55-74 [Journal]
  8. Wang-Dauh Tseng
    Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:75-84 [Journal]
  9. Dana Brown, John Ferrario, Randy Wolf, Jing Li, Jayendra Bhagat, Mustapha Slamani
    RF Testing on a Mixed Signal Tester. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:85-94 [Journal]
  10. Shalabh Goyal, Abhijit Chatterjee, Michael Purtell
    A Low-Cost Test Methodology for Dynamic Specification Testing of High-Speed Data Converters. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:1, pp:95-106 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002