The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Celia López-Ongil: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
    Techniques for Fast Transient Fault Grading Based on Autonomous Emulation. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:308-309 [Conf]
  2. Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena-Arrontes
    An Extension of Transient Fault Emulation Techniques to Circuits with Embedded Memories. [Citation Graph (0, 0)][DBLP]
    DDECS, 2006, pp:218-219 [Conf]
  3. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
    An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:397-402 [Conf]
  4. Celia López-Ongil, Raul Sánchez-Reillo, Judith Liu-Jimenez, Fernando Casado, Leslie Sánchez, Luis Entrena
    FPGA Implementation of Biometric Authentication System Based on Hand Geometry. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:43-53 [Conf]
  5. Almudena Lindoso, Luis Entrena, Celia López-Ongil, Judith Liu-Jimenez
    Correlation-Based Fingerprint Matching Using FPGAs. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:87-94 [Conf]
  6. Mario García-Valderas, Celia López-Ongil, Marta Portela-García, Luis Entrena
    Transient Fault Emulation of Hardened Circuits in FPGA Platforms. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2004, pp:109-114 [Conf]
  7. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
    Autonomous Transient Fault Emulation on FPGAs for Accelerating Fault Grading. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:43-48 [Conf]
  8. Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena
    Emulation-based Fault Injection in Circuits with Embedded Memories. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2006, pp:183-184 [Conf]
  9. Marta Portela-García, Celia López-Ongil, Mario García-Valderas, Luis Entrena
    A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2007, pp:101-106 [Conf]
  10. Matteo Sonza Reorda, Luca Sterpone, Massimo Violante, Marta Portela-García, Celia López-Ongil, Luis Entrena
    Fault Injection-based Reliability Evaluation of SoPCs. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2006, pp:75-82 [Conf]
  11. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
    Techniques for Fast Transient Fault Grading Based on Autonomous Emulation [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

  12. SET Emulation Under a Quantized Delay Model. [Citation Graph (, )][DBLP]


  13. Smart Hardening for Round-based Encryption Algorithms: Application to Advanced Encryption Standard. [Citation Graph (, )][DBLP]


  14. Pseudo-random number generation applied to robust modern cryptography: A new technique for block ciphers. [Citation Graph (, )][DBLP]


  15. In-depth analysis of digital circuits against soft errors for selective hardening. [Citation Graph (, )][DBLP]


  16. Briefing power/reliability optimization in embedded software design. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002