The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
G. Venkatesh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Milind Gandhe, G. Venkatesh, Amitabha Sanyal
    Labeled Lambda-Calculus and a Generalized Notion of Strictness (An Extended Abstract). [Citation Graph (0, 0)][DBLP]
    ASIAN, 1995, pp:103-110 [Conf]
  2. Manoranjan Satpathy, Amitabha Sanyal, G. Venkatesh
    An Automaton-Driven Frame Disposal Algorithm and its Proof of Correctness. [Citation Graph (0, 0)][DBLP]
    ASIAN, 1995, pp:88-102 [Conf]
  3. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Techniques for low power realization for FIR filters. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  4. S. Bapat, G. Venkatesh
    Reasoning about digital systems using temporal logic. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:215-219 [Conf]
  5. Mahesh Mehendale, G. Venkatesh, Sunil D. Sherlekar
    Optimized Code Generation of Multiplication-free Linear Transforms. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:41-46 [Conf]
  6. Milind Gandhe, G. Venkatesh, Amitabha Sanyal
    Correcting Errors in the Curry System. [Citation Graph (0, 0)][DBLP]
    FSTTCS, 1996, pp:347-358 [Conf]
  7. G. Venkatesh
    Reasoning About Game Equilibria Using Temporal Logic. [Citation Graph (0, 0)][DBLP]
    FSTTCS, 2004, pp:506-517 [Conf]
  8. G. Venkatesh
    A Decision Method for Temporal Logic Based on Resolution. [Citation Graph (0, 0)][DBLP]
    FSTTCS, 1985, pp:272-289 [Conf]
  9. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Synthesis of multiplier-less FIR filters with minimum number of additions. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:668-671 [Conf]
  10. Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar
    A Methodology for Designing Optimal Self-Checking Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    ITC, 1991, pp:283-291 [Conf]
  11. Milind Gandhe, G. Venkatesh
    Improving Prolog Performance by Inductive Proof Generalizations. [Citation Graph (0, 0)][DBLP]
    KBCS, 1989, pp:243-253 [Conf]
  12. Mohsin Ahmed, G. Venkatesh
    A Propositional Dense Time Logic (Based on Nested Sequences). [Citation Graph (0, 0)][DBLP]
    TAPSOFT, 1993, pp:584-598 [Conf]
  13. B. Ravi Kishore, Rubin A. Parekhji, Sandeep Pagey, Sunil D. Sherlekar, G. Venkatesh
    A new methodology for the design of low-cost fail safe circuits and networks. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:355-358 [Conf]
  14. Mahesh Mehendale, Somdipta Basu Roy, Sunil D. Sherlekar, G. Venkatesh
    Coefficient Transformations for Area-Efficient Implementation of Multiplier-less FIR Filters. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:110-115 [Conf]
  15. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Low power realization of FIR filters using multirate architectures. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:370-375 [Conf]
  16. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Area-Delay Tradeoff in Distributed Arithmetic Based Implementation of FIR Filters. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1997, pp:124-129 [Conf]
  17. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Algorithmic and Architectural Transformations for Low Power Realization of FIR Filters. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:12-17 [Conf]
  18. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Extensions to Programmable DSP architectures for Reduced Power Dissipation. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:37-0 [Conf]
  19. Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar
    State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:15-20 [Conf]
  20. Ajay Khoche, Sunil D. Sherlekar, G. Venkatesh, Raja Venkateswaran
    A Behavioral Fault Simulator for Ideal. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1992, v:9, n:4, pp:14-21 [Journal]
  21. Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar
    Concurrent Error Detection Using Monitoring Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1995, v:12, n:3, pp:24-32 [Journal]
  22. Manoranjan Satpathy, Amitabha Sanyal, G. Venkatesh
    Improved Register Usage for Functional Programs through Multiple Function Versions. [Citation Graph (0, 0)][DBLP]
    Journal of Functional and Logic Programming, 1998, v:1998, n:7, pp:- [Journal]
  23. Mohsin Ahmed, G. Venkatesh
    Dense Time Logic Programming. [Citation Graph (0, 0)][DBLP]
    J. Symb. Comput., 1996, v:22, n:5/6, pp:585-613 [Journal]
  24. Donald F. Towsley, G. Venkatesh
    Window Random Access Protocols for Local Computer Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:8, pp:715-722 [Journal]
  25. Mahesh Mehendale, Sunil D. Sherlekar, G. Venkatesh
    Low-power realization of FIR filters on programmable DSPs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:546-553 [Journal]

Search in 0.034secs, Finished in 0.035secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002