|
Search the dblp DataBase
Sébastien Pillement:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Alexey Kupriyanov, Frank Hannig, Dmitrij Kissler, Jürgen Teich, Julien Lallet, Olivier Sentieys, Sébastien Pillement
Modeling of Interconnection Networks in Massively Parallel Processor Architectures. [Citation Graph (0, 0)][DBLP] ARCS, 2007, pp:268-282 [Conf]
- Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys
A Compilation Framework for a Dynamically Reconfigurable Architecture. [Citation Graph (0, 0)][DBLP] FPL, 2002, pp:1058-1067 [Conf]
- Sébastien Pillement, Lionel Torres, Michel Robert, Gaston Cambon
Concurrent Design of Hardware/Software Dedicated Systems. [Citation Graph (0, 0)][DBLP] FPL, 1996, pp:410-414 [Conf]
- S. Raimbault, Gilles Sassatelli, Gamille Cambon, Michel Robert, Sébastien Pillement, Lionel Torres
Embedded Systems Design And Verification: Reuse Oriented Prototyping Methodologies. [Citation Graph (0, 0)][DBLP] VLSI, 1999, pp:407-414 [Conf]
- Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys
A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals. [Citation Graph (0, 0)][DBLP] VLSI-SOC, 2001, pp:51-62 [Conf]
- Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys
DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints. [Citation Graph (0, 0)][DBLP] IPDPS, 2002, pp:- [Conf]
- Jean-Marc Philippe, Sébastien Pillement, Olivier Sentieys
A low-power and high-speed quaternary interconnection link using efficient converters. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2005, pp:4689-4692 [Conf]
- Jean-Marc Philippe, Sébastien Pillement, Olivier Sentieys
Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:334-339 [Conf]
- Sébastien Pillement, Daniel Chillet, Olivier Sentieys
Behavioral IP Specification and Integration Framework for High-Level Design Reuse. [Citation Graph (0, 0)][DBLP] ISQED, 2002, pp:388-393 [Conf]
- Nicolas Abel, Lounis Kessal, Sébastien Pillement, Didier Demigny
Clear Stream towards Dynamically Reconfigurable Systems on Chip. [Citation Graph (0, 0)][DBLP] ReCoSoC, 2006, pp:98-104 [Conf]
- François Verdier, Jean-Christophe Prévotet, Amine Benkhelifa, Daniel Chillet, Sébastien Pillement
Exploring RTOS issues with a high-level model of a reconfigurable SoC platform. [Citation Graph (0, 0)][DBLP] ReCoSoC, 2005, pp:71-78 [Conf]
- Sébastien Pillement, Lionel Torres, Michel Robert, Gaston Cambon
Fast Prototyping: A Case Study - The JPEG Compression Algorithm. [Citation Graph (0, 0)][DBLP] IEEE International Workshop on Rapid System Prototyping, 1999, pp:87-0 [Conf]
- Raphaël David, Dominique Lavenier, Sébastien Pillement
Du microprocesseur au circuit FPGA. Une analyse sous l'angle de la reconfiguration. [Citation Graph (0, 0)][DBLP] Technique et Science Informatiques, 2005, v:24, n:4, pp:395-422 [Journal]
- Jean-Marc Philippe, E. Kinvi-Boh, Sébastien Pillement, Olivier Sentieys
An energy-efficient ternary interconnection link for asynchronous systems. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
xMAML: A Modeling Language for Dynamically Reconfigurable Architectures. [Citation Graph (, )][DBLP]
High-Level Exploration for Dynamic Reconfiguration Management. [Citation Graph (, )][DBLP]
A Neural Network Model for Real-Time Scheduling on Heterogeneous SoC Architectures. [Citation Graph (, )][DBLP]
Design of a fault-tolerant coarse-grained. [Citation Graph (, )][DBLP]
Efficient dynamic reconfiguration for multi-context embedded FPGA. [Citation Graph (, )][DBLP]
A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-processor System-on-Chip. [Citation Graph (, )][DBLP]
A Framework for the Exploration of RTOS Dedicated to the Management of Hardware Reconfigurable Resources. [Citation Graph (, )][DBLP]
Search in 0.034secs, Finished in 0.035secs
|