Kavish Seth, S. Srinivasan VLSI Implementation of 2-D DWT/IDWT Cores using 9/7-tap filter banks based on the Non-expansive Symmetric Extension Scheme. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2002, pp:435-440 [Conf]
Srikar Movva, S. Srinivasan A Novel Architecture for Lifting-Based Discrete Wavelet Transform for JPEG2000 Standard suitable for VLSI. [Citation Graph (0, 0)][DBLP] VLSI Design, 2003, pp:202-207 [Conf]
Kavish Seth, S. Srinivasan VLSI Implementation of 2-D DWT/IDWT Cores Using 9/7-Tap Filter Banks Based on the Non-Expansive Symmetric Extension Scheme. [Citation Graph (0, 0)][DBLP] VLSI Design, 2002, pp:435-440 [Conf]
S. Ramachandran, S. Srinivasan Design and FPGA implementation of an MPEG based video scalar with reduced on-chip memory utilization. [Citation Graph (0, 0)][DBLP] Journal of Systems Architecture, 2005, v:51, n:6-7, pp:435-450 [Journal]
P. Rajesh Kumar, K. Sridharan, S. Srinivasan A parallel algorithm, architecture and FPGA realization for landmark determination and map construction in a planar unknown environment. [Citation Graph (0, 0)][DBLP] Parallel Computing, 2006, v:32, n:3, pp:205-221 [Journal]
S. Ramachandran, S. Srinivasan A fast, FPGA-based MPEG-2 video encoder with a novel automatic quality control scheme. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2002, v:25, n:9-10, pp:449-457 [Journal]
Rapid Abstract Control Model for Signal Processing Implementation. [Citation Graph (, )][DBLP]
An Optimal, Distributed Deadlock Detection and Resolution Algorithm for Generalized Model in Distributed Systems. [Citation Graph (, )][DBLP]
A stabilized mixed formulation for unsteady Brinkman equation based on the method of horizontal lines [Citation Graph (, )][DBLP]
Search in 0.022secs, Finished in 0.024secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP