|
Journals in DBLP
- J. Morris Chang, C. Dan Lo
FPGA-based reconfigurable computing. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:281-282 [Journal]
- Khaled Benkrid, S. Belkacemi, Abdsamad Benkrid
HIDE: A hardware intelligent description environment. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:283-300 [Journal]
- André DeHon, Randy Huang, John Wawrzynek
Stochastic spatial routing for reconfigurable networks. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:301-318 [Journal]
- Ron Sass, Brian Greskamp, Brian Leonard, Jeff Young, Srinivas Beeravolu
Online architectures: A theoretical formulation and experimental prototype. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:319-333 [Journal]
- André DeHon, Yury Markovskiy, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek
Stream computations organized for reconfigurable execution. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:334-354 [Journal]
- Siew Kei Lam, Thambipillai Srikanthan, Christopher T. Clarke
Rapid generation of custom instructions using predefined dataflow structures. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:355-366 [Journal]
- Jean-Philippe Diguet, Guy Gogniat, Jean Luc Philippe, Yannick Le Moullec, Sebastien Bilavarn, Christian Gamrat, Karim Ben Chehida, Michel Auguin, Xavier Fornari, Philippe Kajfasz
EPICURE: A partitioning and co-design framework for reconfigurable computing. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:367-387 [Journal]
- J. A. Bower, Wayne Luk, Oskar Mencer, Michael J. Flynn, Martin Morf
Dynamic clock-frequencies for FPGAs. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:388-397 [Journal]
- Muhammad Omer Cheema, Omar Hammami
Application-specific SIMD synthesis for reconfigurable architectures. [Citation Graph (0, 0)][DBLP] Microprocessors and Microsystems, 2006, v:30, n:6, pp:398-412 [Journal]
|