The SCEAS System
Navigation Menu

Journals in DBLP

Microprocessors and Microsystems
2006, volume: 30, number: 6

  1. J. Morris Chang, C. Dan Lo
    FPGA-based reconfigurable computing. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:281-282 [Journal]
  2. Khaled Benkrid, S. Belkacemi, Abdsamad Benkrid
    HIDE: A hardware intelligent description environment. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:283-300 [Journal]
  3. André DeHon, Randy Huang, John Wawrzynek
    Stochastic spatial routing for reconfigurable networks. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:301-318 [Journal]
  4. Ron Sass, Brian Greskamp, Brian Leonard, Jeff Young, Srinivas Beeravolu
    Online architectures: A theoretical formulation and experimental prototype. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:319-333 [Journal]
  5. André DeHon, Yury Markovskiy, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek
    Stream computations organized for reconfigurable execution. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:334-354 [Journal]
  6. Siew Kei Lam, Thambipillai Srikanthan, Christopher T. Clarke
    Rapid generation of custom instructions using predefined dataflow structures. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:355-366 [Journal]
  7. Jean-Philippe Diguet, Guy Gogniat, Jean Luc Philippe, Yannick Le Moullec, Sebastien Bilavarn, Christian Gamrat, Karim Ben Chehida, Michel Auguin, Xavier Fornari, Philippe Kajfasz
    EPICURE: A partitioning and co-design framework for reconfigurable computing. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:367-387 [Journal]
  8. J. A. Bower, Wayne Luk, Oskar Mencer, Michael J. Flynn, Martin Morf
    Dynamic clock-frequencies for FPGAs. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:388-397 [Journal]
  9. Muhammad Omer Cheema, Omar Hammami
    Application-specific SIMD synthesis for reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:398-412 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002