The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Wei Qin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, Ingrid Verbauwhede
    Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip. [Citation Graph (0, 0)][DBLP]
    ASAP, 2006, pp:15-18 [Conf]
  2. Xinping Zhu, Wei Qin, Sharad Malik
    Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:66-71 [Conf]
  3. Wei Qin, Joseph D'Errico, Xinping Zhu
    A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:193-198 [Conf]
  4. Wei Qin, Sharad Malik
    Automated synthesis of efficient binary decoders for retargetable software toolkits. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:764-769 [Conf]
  5. Patrick Schaumont, Bo-Cheng Charles Lai, Wei Qin, Ingrid Verbauwhede
    Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:27-30 [Conf]
  6. Xinping Zhu, Wei Qin
    Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:53-56 [Conf]
  7. Joseph D'Errico, Wei Qin
    Constructing portable compiled instruction-set simulators: an ADL-driven approach. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:112-117 [Conf]
  8. Wei Qin, Sharad Malik
    Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10556-10561 [Conf]
  9. Wei Qin, Subramanian Rajagopalan, Manish Vachharajani, Hangsheng Wang, Xinping Zhu, David I. August, Kurt Keutzer, Sharad Malik, Li-Shiuan Peh
    Design Tools for Application Specific Embedded Processors. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2002, pp:319-333 [Conf]
  10. Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, Ingrid Verbauwhede
    Energy and Performance Analysis of Mapping Parallel Multithreaded Tasks for An On-Chip Multi-Processor System. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:102-104 [Conf]
  11. Wei Qin, Subramanian Rajagopalan, Sharad Malik
    A formal concurrency model based architecture description language for synthesis of software development tools. [Citation Graph (0, 0)][DBLP]
    LCTES, 2004, pp:47-56 [Conf]
  12. Wei Qin, Sharad Malik
    A Study of Architecture Description Languages from a Model-based Perspective. [Citation Graph (0, 0)][DBLP]
    MTV, 2005, pp:3-11 [Conf]
  13. Xinping Zhu, Wei Qin, Sharad Malik
    Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:7, pp:707-716 [Journal]
  14. Yogesh S. Mahajan, Carven Chan, Ali Alphan Bayazit, Sharad Malik, Wei Qin
    Verification Driven Formal Architecture and Microarchitecture Modeling. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2007, pp:123-132 [Conf]

  15. Accelerating multi-party scheduling for transaction-level modeling. [Citation Graph (, )][DBLP]


  16. An information-based clustering approach for fMRI activation detection. [Citation Graph (, )][DBLP]


  17. An ADL for Functional Specification of IA32. [Citation Graph (, )][DBLP]


  18. Fuzzy Adaptive Extended Kalman Filter for miniature Attitude and Heading Reference System. [Citation Graph (, )][DBLP]


Search in 0.007secs, Finished in 0.008secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002